

CSE 2021

Computer Organization

Hugh Chesser, CSEB
1012U



W10-M



Agenda

Topics:

1. Multiple cycle implementation - complete

Patterson: Appendix C, D


Breaking the Instruction Execution into Clock Cycles



Execution of each instruction is broken into a series of steps


- Each step is balanced to do almost equal amount of work
- Each step takes one clock cycle
- Each step contains at the most 1 ALU operation, or 1 register file access, or 1 memory access
- Operations listed in 1 step occurs in parallel in 1 clock cycle
- Different steps occur in different clock cycles
- Different steps are:
 1. IF: Instruction fetch step
 2. ID: Instruction decode and register fetch step
 3. EX: Execution, memory address computation, or branch completion step
 4. MEM: Memory access of R-type instruction completion step
 5. WB: Write back completion step

Multicycle Implementation: Control Units added





Multicycle Implementation – 5 Steps



Multicycle implementation – “unwound” to show datapath in each step

Summary of Steps used in different Instructions



Step Name	Action for			
	R-type Instruction	Memory Reference Instruction	Branch	Jump
IF - Instruction fetch	<pre>IR = Memory[PC]; PC = PC + 4;</pre>			
ID - Instruction decode / Register fetch	<pre>A = Reg[IR[25-21]]; B = Reg[IR[20-16]]; ALUOut = PC + (sign-extend(IR[15-0])<<2);</pre>			
EX - R-type Execution / address comp. / Branch /Jump	<pre>ALUOut=A op B</pre>	<pre>ALUOut = A + sign-extend(IR[15-0])</pre>	<pre>if(A == B) then PC = ALUOut;</pre>	<pre>PC = PC[31-28] (IR[25-0]<<2);</pre>
MEM - Memory Access / R-type Completion	<pre>Reg[IR[15-11]] = ALUOut;</pre>	<pre>lw: MDR = Memory[ALUOut] or sw: Memory[ALUOut] = B</pre>		
WB - Memory Read Completion		<pre>lw: Reg[IR[20-16]] = MDR;</pre>		




Multipath Datapath Implementation: Control

- Recall that design of single cycle datapath was based on a combinational circuit
- Design of multicycle datapath is more complicated
 1. Instructions are executed in a series of steps
 2. Each step must occur in a sequence
 3. Control of multicycle must specify both the control signals and the next step
- The control of a multicycle datapath is based on a sequential circuit referred to as a **finite state machine**

A finite state diagram for a 2-bit counter


- Each state specifies a set of outputs
- By default, unspecified outputs are assumed disabled
- The number of the arrows identify inputs






Finite State Machine?

- See Appendix C
 - A sequential logic function which has a state and inputs – the logic function determines the next state and outputs
 - Moore machine – outputs depend on just the current state
 - Mealy machine – outputs depend on current state and inputs
 - Book uses Moore machine description



Finite State Machine Control of Multicycle Datapath (1)



High-Level View

Finite State Machine Control of Multicycle Datapath (2)






Fig. D.3.1: Steps 1 and 2: Instruction Fetch and Decode Instructions

Finite State Machine Control of Multicycle Datapath (3)


Finite State Machine for Memory Reference Instructions




Finite State Machine Control of Multicycle Datapath (4)




Finite State Machine Control of Multicycle Datapath (5)



Finite State Machine for Branch Instruction




Finite State Machine for Jump Instruction



Finite State Machine

Control of Multicycle Datapath (5)





Control Logic – Truth Table

Note that control outputs depend only on current state (Op column is blank for all output rows)

Next state depends on current state and inputs (opcode from instruction)

Output	Current states	Op
PCWrite	state0 + state9	
PCWriteCond	state8	
lorD	state3 + state5	
MemRead	state0 + state3	
MemWrite	state5	
IRWrite	state0	
MemtoReg	state4	
PCSource1	state9	
PCSource0	state8	
ALUOp1	state6	
ALUOp0	state8	
ALUSrcB1	state1 + state2	
ALUSrcB0	state0 + state1	
ALUSrcA	state2 + state6 + state8	
RegWrite	state4 + state7	
RegDst	state7	
NextState0	state4 + state5 + state7 + state8 + state9	
NextState1	state0	
NextState2	state1	(Op = 'lw') + (Op = 'sw')
NextState3	state2	(Op = 'lw')
NextState4	state3	
NextState5	state2	(Op = 'sw')
NextState6	state1	(Op = 'R-type')
NextState7	state6	
NextState8	state1	(Op = 'beq')
NextState9	state1	(Op = 'jmp')

Multicycle Implementation: Control Units added

