


# CSE 2021

## Computer Organization

Hugh Chesser, CSEB  
1012U




# Combined Datapath





# Control: ALU Control Unit (1)

- Inputs to ALU Control:
  1. Function fields of instructions
  2. 2-bit control field (ALUOp)
- Output of ALU Control:
  1. 4-bit signal that controls the ALU



# Control: ALU Control Unit (4)



Instruction (funct)	Inputs		Desired ALU action	Outputs Operation (Op3 – Op0)
	ALUOp (ALUOp1 – ALUOp0)	Function Field (F5 – F0)		
lw (I)	0 0 (0 0)	X X X X X X	add	0 0 1 0
sw (I)	0 0 (0 0)	X X X X X X	add	0 0 1 0
beq (I)	X 1 (0 1)	X X X X X X	sub	0 1 1 0
add (32)	1 X (1 0)	X X 0 0 0 0	add	0 0 1 0
sub (34)	1 X (1 0)	X X 0 0 1 0	sub	0 1 1 0
and (36)	1 X (1 0)	X X 0 1 0 0	and	0 0 0 0
or (37)	1 X (1 0)	X X 0 1 0 1	or	0 0 0 1
slt (42)	1 X (1 0)	X X 1 0 1 0	slt	0 1 1 1

Simplified Expressions:

$$\text{Op0} = \text{ALUOp1} \cdot (\text{F0} + \text{F3})$$

$$\text{Op1} = \overline{\text{ALUOp1}} + \overline{\text{F2}}$$

$$\text{Op2} = \text{ALUOp0} + \text{ALUOp1} \cdot \text{F1}$$



# Agenda

---

## Topics:

1. A single cycle implementation (complete this)

Patterson: Section 4.3, 4.4

Reminder: Quiz #2 – Next Wednesday (November 11)




# Control: ALU Control Unit (5)

$$Op0 = ALUOp1 \cdot (F0 + F3)$$

$$Op1 = \overline{ALUOp1 + F2} = \overline{ALUOp1 \cdot F2}$$

$$Op2 = ALUOp0 + ALUOp1 \cdot F1$$

Combinational Circuit for the ALU Control Unit



# Main Control (1)




<b>R-format:</b>	op (31 – 26)	rs (25 – 21)	rt (20 – 16)	rd (15 – 11)	shamt (10 – 6)	funct (5 – 0)
<b>I-format:</b>	op (31 – 26)	rs (25 – 21)	rt (20 – 16)	Immediate / Offset (15 – 0)		

1. Opcode is contained in bits 31 – 26.
2. Registers specified by rs (bits 25 – 21) and rt (bits 20 – 16) are always read
3. Base register (w/ base address) for lw/sw instruction is specified by rs (bits 25–21)
4. 16-bit offset for **beq**, **lw**, and **sw** is always specified in bits 15 – 0.
5. Destination register is specified in one of the two places:
  - For R-type instructions (add/sub/and/or), destination register is specified by bits (15 – 11)
  - For lw instruction, destination register is specified by bits (20 – 16)

Using information (1 – 5), we can add the instruction labels and additional MUX's to the datapath that we have constructed.

# Main Control (2)



Number of control lines is 11 (4 for MUX's, 4 for ALU control, 2 for data memory, 1 for register file)




# Main Control (3)



Control Input	Effect when Deasserted (0)	Effect when asserted (1)
RegDst	Destination register number comes from bits 20 – 16 of the instruction ( <i>sw</i> )	Destination register number comes from bits 15 – 11 of the instruction ( <i>add, sub, or, and, slt</i> )
Regwrite	None	Data on the “write data” input is written on the register specified on the “write register” input ( <i>lw, add, sub, or, and</i> )
ALUSrc	Second operand to ALU comes from the second register file output ( <i>add, sub, or, and, beq, slt</i> )	Second operand to ALU is sign extended, lower 16 bits of instruction ( <i>lw, sw</i> )
MemRead	None	Data from memory location specified by “address” input is placed on the “read data” output ( <i>lw</i> )
MemWrite	None	Data from “write data” input replaces memory location specified by “address” input ( <i>sw</i> )
MemtoReg	Data from the output of ALU is fed into “write data” input of the register file ( <i>add, sub, or, and, slt</i> )	Data from the “read data” output of data memory is fed into “write data” input of the register file ( <i>lw</i> )
PCSrc	PC is replaced by the output of adder which adds 4 to the existing content of PC (except for <i>beq</i> )	PC is replaced by the output of adder which computes branch target by adding existing content of PC with 2-bit right shifted offset ( <i>beq</i> )

Next step in the design of datapath is to add a control unit that generates the control inputs to MUX's

# Main Control (4)





# Main Control (5)

Control Unit Inputs:

Instruction	Opcode in Decimal	Opcode in Binary					
		Op5	Op4	Op3	Op2	Op1	Op0
R-format	0 <sub>ten</sub>	0	0	0	0	0	0
lw	35 <sub>ten</sub>	1	0	0	0	1	1
sw	43 <sub>ten</sub>	1	0	1	0	1	1
beq	4 <sub>ten</sub>	0	0	0	1	0	0


Outputs of Control Unit:

Instruction	RegDst	ALUSrc	MemtoReg	RegWrite	MemRead	MemWrite	Branch	ALUOp1	ALUOp0
R-format	1	0	0	1	0	0	0	1	0
lw	0	1	1	1	1	0	0	0	0
sw	X	1	X	0	0	1	0	0	0
beq	X	0	X	0	0	0	1	0	1

which constitutes the truth table


# Main Control (6)

Inputs




R-format lw sw beq

Outputs






# Example: R-type Instruction (step1: fetch instruction & increment PC)




# Example: R-type Instruction (step2: Read two source registers)



## Step 2:

1. Source registers are read from the register file
2. Control unit uses the opcode to activate units.  
ALUOp = 10 set based on opcode

# Example: R-type Instruction (step3: ALU operates on operands)




## Step 3:

1. ALUSrc = 0
2. Control line values of ALU set by ALU-control
2. ALU performs desired operation on input data



# Example: R-type Instruction (step 4: Write result in destination register)



## Step 4:

1. MemtoReg = 0; RegDst = 1;
2. Result of ALU is written in specified register
3. PC is incremented by 4





# Why single-cycle implementation is not used?

Assuming no delay at adder, sign extension unit, shift left unit, PC, control unit, and MUX:

- Load cycle requires 5 functional units:  
instruction fetch, register access, ALU, data memory access, register access
- Store cycle requires 4 functional units:  
instruction fetch, register access, ALU, data memory access
- R-type instruction cycle requires 4 functional units:  
instruction fetch, register access, ALU, register access
- Path for a branch instruction requires 3 functional units:  
instruction fetch, register access, ALU
- Path for a jump instruction requires 1 functional unit:  
instruction fetch

Using a clock cycle of equal duration for each instruction is a waste of resources.