



	CPUs:
 1982 Intel 80286 12.5 MHz 2 MIPS (peak) Latency 320 ns 134,000 xtors, 47 mm² 16-bit data bus, 68 pins Microcode interpreter, separate FPU chip (no caches) 	 2001 Intel Pentium 4 1500 MHz (120X) 4500 MIPS (peak) (2250X) Latency 15 ns (20X) 42,000,000 xtors, 217 mm² 64-bit data bus, 423 pins 3-way superscalar, Dynamic translate to RISC, Superpipelined (22 stage), Out-of-Order execution On-chip 8KB Data caches, 96KB Instr. Trace cache, 256KB L2 cache
Fall 09	CSE4201


• CDC Wren I, 1983	• Seagate 373453, 200)3
• 3600 RPM	• 15000 RPM	(4X
 0.03 GBytes capacity 	• 73.4 GBytes	(2500X
 Tracks/Inch: 800 	• Tracks/Inch: 64000	(80X
Bits/Inch: 9550	• Bits/Inch: 533,000	(60X
Three 5.25" platters	 Four 2.5" platters (in 3.5" form factor) 	
Bandwidth:	 Bandwidth: 86 MBytes/sec 	(140X
0.6 MBytes/sec	 Latency: 5.7 ms 	(<mark>8</mark> X
 Latency: 48.3 ms 	 Cache: 8 MBytes 	
Cache: none		


	Memory:
 1980 DRAM (asynchronous) 0.06 Mbits/chip 64,000 xtors, 35 mm2 16-bit data bus per module, 16 pins/chip 13 Mbytes/sec Latency: 225 ns (no block transfer) 	 2000 Double Data Rate Synchr. (clocked) DRAM 256.00 Mbits/chip (4000X) 256,000,000 xtors, (64,000) 204 mm² (6x) 64-bit data bus per DIMM, 66 pins/chip (4X) 1600 Mbytes/sec (120X) Latency: 52 ns (4X) Block transfers (page mode)
Fall 09	CSE4201





Plane	DC to Paris	Top Speed	Passen- gers	Throughpu (p-mph)
Boeing 747	6.5 hours	610 mph	470	286,700
BAC/Sud Concorde	3 hours	1350 mph	132	178,200
•Which has •Time to de •Time to de	eliver 1 pa	ssenger?		



























Question: A program runs on a 400 MHz computer in 10 secs. We like the program to run in 6 secs by designing a faster CPU. Assume that increasing clock rate would mean the program needs 20% more clock cycles. What clock rate should the
the program to run in 6 secs by designing a faster CPU. Assume that increasing clock rate would mean the program
designer target?
Answer:
The number of clock cycles for the program on the present computer = $14 \times 400 \times 10^6 = 4000 \times 10^6$
With 20% increase, the new computer should take 1.2 X 4000 X $10^6 = 4800 \times 10^6$ cycles
Required execution time = 6 seconds
Then the required clock rate = 4800/6 X 10 ⁶ cycles/sec = 800 MHz
Fall 09 CSE4201

Exa		I		
•	OP	Frequency	Cycles	
	ALU	43%	1	
	Load	21%	2	
	Store	12%	2	
	Branch	24%	2	
 Old Nev Specification 	reasing cycle by CPI = 0.43+2* v CPI= 0.43+1* eedup=IC*1.57* ely, if more tha	0.21+2*0.12+2 0.21+2*0.12+2 TC/(IC*1.36*1	2*0.24=1.57 2*0.24=1.36 .15TC)=1.003	
all 09		CSE4201		












Base Mach	ine (Reg /	Reg)		
Эр	Freq	Cycles	CPI(i)	% Time
LU	50%	1	.5	23%
Load	20%	5	1.0	45%
Store	10%	3	.3	14%
Branch	20%	2	.4	18%
				ter data cache .6)
le off the br	compare wit anch time? U instruction	(2.0)	·	iction to shave a
		CSE42		at once?


– (– (Branch What fra	One sou One sou Cycle co cycle co action of	emory opera irce operand irce operand ount of 2 ount increase the loads m Reg / Reg)	in me in reg ed to 3	ister	ated fc	or this to	o pay off	?	
Op	F _i	CPI _i							
ALU	-								
Load	20%	2							
Store	10%	2							
Branch	20%	2							


Ор	F,	CPI _i			l _i	CPI _i	
ALU	.50	1	.5		.5 – X	1	.5 – X
		2					.4 – 2X
Store	.10	2				2	
Branch	.20	2	.4		.2		
Reg/Mem					Х	2	2X
	* 1.5		= (1 - X) = (1 - X) = =	* (1.7 – 2			
ALL loads	must be	eliminated	for this to be a	win!			









































P1	1	10	20	0.5	0.909	0.999
P2	1000	100	20	0.5	0.091	0.001
Arithmet mean w		55	20			
Arithmet mean w2		18.18	20			
Arithmet mean w3		10.09	20			
	A	В	С	w1	w2	w3

	nroma	lized	To A			В		С	
	A	В	С	A	В	С	A	В	С
p1	1	10	20	0.1	1	2.0	0.05	0.5	1
P2	1	0.1	0.02	10	1	0.2	50	5	1
Arith	1	5.05	10.01	5.05	1	1.1	25.0 3	2.75	1
Geo	1	1	0.63	1	1	0.63	1.58	1.58	1

