





Specula	ation
its result	sulo's algorithm, once an instruction writes , any subsequently issued instructions will It in the register file
° With spe until the	culation, the register file is not updated instruction commits
• (we kn	ow definitively that the instruction should execute)
° Thus, the between instruction	e ROB supplies operands in interval completion of instruction execution and on commit
 ROB is reserv algorit 	a source of operands for instructions, just as ation stations (RS) provide operands in Tomasulo's hm
• ROB e	xtends architecture registers like RS
° ROB hole associate commits	ds the results between the operation ed with the instruction completes, and
Fall 09	CSE4201











Exa	mple		
Loop	LD	F0,10(R2)	
	ADDD	F10,F4,F0	
	DIVD	F2,F10,F6	
	DADD	R1,R1,-8	
	BNE	R1,R2,Loop	
Fall 09		CSE4201	












Source instruction	Instruction using res	ult Latency
FP ALU OP	FP ALU OP	3
FP ALU OP	Store double	2
Load double	FP ALU OP	1
Load Double	Store double	0
Loop: L.D	F0,0(R1)	
ADD.D		For (I=1000;I>0;I++)
S.D DADDUI	0(R1),F4 R1,R1,#-8	x[I]=x[I]+s;
BADDOI BNE R	1,R2,Loop	
Fall 09	CSE4201	

° Assu opera		v can sche FP operati			
Memory reference 1		FP operation 1	FP op. 2	Int. op/ (branch	Clock
_D F0,0(R1)	LD F6,-8(R1)				1
_D F10,-16(R1)	LD F14, 24(R1)				2
_D F18,-32(R1)	LD F22,-40(R1)	ADDD F4,F0,F2	ADDD F8,F6,F	23	
_D F26,-48(R1)		ADDD F12,F10,F2	ADDD F16,F14	I,F2	4
		ADDD F20,F18,F2	ADDD F24,F22	2,F2	5
SD 0(R1),F4	SD -8(R1),F8	ADDD F28,F26,F2			6
SD -16(R1),F12	SD -24(R1),F16			DADD R1,R1,#-5	6 7
SD 24(R1),F20	SD 16(R1),F24				8
SD 8(R1),F28		7 iterations	n 9	BNEZ R1,LOOF	9
Fall 09		cvcles = 1.2	9 C/I		

Outline	
° Data depe	ndence and hazards
° Exposing scheduling	parallelism (loop unrolling and g)
° Reducing	branch costs (prediction)
° Dynamic s	scheduling
° Speculatio	on
° Multiple is	sue and static scheduling
° Advanced	techniques
° Example	
Fall 09	CSE4201



Adva	ince	d Dynamic Scheduling
Loop:	LD	R2,0(R1)
	ADD	R2,R2,#1
	SD	R2,0(R1)
	ADD	R1,R1,#8
	BNE	R2,R3,Loop
Fall 09		CSE4201


	vvitti	out opo	culation		Memory		
Iteration number			lssues at clock cycle number	Executes at clock cycle number	access at clock cycle number	Write CDB at clock cycle number	Comment
1	LD	R2,0(R1)	1	2	3	4	First issue
. 1	DADDIU	R2,R2,#1	1	5 🔶		6	Wait for LW
1	SD	R2,0(R1)	2	3	7		Wait for DADDI
1	DADDIU	R1,R1,#4	2	3		4	Execute directly
1	BNE	R2,R3,L00P	3	7			Wait for DADDI
2	LD	R2,0(R1)	4	8	9	10	Wait for BNE
2	DADDIU	R2,R2,#1	4	11		12	Wait for LW
2	SD	R2,0(R1)	5	9	13		Wait for DADDI
2	DADDIU	R1,R1,#4	5	8		9	Wait for BNE
2	BNE	R2,R3,L00P	6	13			Wait for DADDI
3	LD	R2,0(R1)	7	14	15	16	Wait for BNE
3	DADDIU	R2,R2,#1	7	17 🔶		18	Wait for LW
3	SD	R2,0(R1)	8	15	19		Wait for DADDI
3	DADDIU	R1,R1,#4	8	14		. 15	Wait for BNE
3	BNZ	R2,R3,L00P	9	19			Wait for DADDI


Figure 3.33 The time of issue, execution, and writing result for a dual-issue version of our pipeline without speculation. Note that the L. D following the BNE cannot start execution earlier, because it must wait until the branch outcome is determined. This type of program, with data-dependent branches that cannot be resolved earlier, shows the strength of speculation. Separate functional units for address calculation, ALU operations, and branch condition evaluation allow multiple instructions to execute in the same cycle.


Fall 09


CSE4201


Iteration number	Instruct	tions	lssues at clock number	Executes at clock number	Read access at clock number	Write CDB at clock number	Commits at clock number	Comment
1	LD	R2,0(R1)	1	2	3	4	5	First issue
1	DADDIU	R2,R2,#1	1	5		6	7	Wait for LW
1	SD	R2,0(R1)	2	3			7	Wait for DADDIU
1	DADDIU	R1,R1,#4	2	3		4	8	Commit in order
1	BNE	R2,R3,L00P	3	7 🖌			8	Wait for DADDIU
2	LD	R2,0(R1)	4	5	6	7	9	No execute delay
2	DADDIU	R2,R2,#1	4	8		9	10	Wait for LW
2	SD	R2,0(R1)	5	6			10	Wait for DADDIU
2	DADDIU	R1,R1,#4	5	6		7	11	Commit in order
2	BNE	R2,R3,L00P	6	10			11	Wait for DADDIU
3	LD	R2,0(R1)	7	8	9	10	12	Earliest possible
3	DADDIU	R2,R2,#1	7	11		12	13	Wait for LW
3	SD	R2,0(R1)	8	9			13	Wait for DADDIU
3	DADDIU	R1,R1,#4	8	9		10	14	Executes earlier
3	BNE	R2,R3,L00P	9	13			14	Wait for DADDIU
Figure 3.	34 The t	ime of issue, ex	ecution, and	d writing res	sult for a dual-i		n of our pipe	eline with specula








































Before: 1 L.D 2 ADD 3 S.D 4 L.D 5 ADD 6 S.D 7 L.D 8 ADD 9 S.D	F0 .D F4 F4 F0 .D F4 F4 F0 .D F4 F4 DUI R1	<pre>,F0,F2 ,0(R1) ,-8(R1) ,F0,F2 ,-8(R1) ,-16(R1)</pre>	Afte 1 2 3 4 5	r: Softwar L.D ADD.D L.D S.D ADD.D L.D DADDUI BNE S.D ADDD S.D	F0,-8(R1) F4,0(R1) ;Stores M F4,F0,F2 ;Adds to M F0,-16(R1);Loads M[([i-1]
------------------------------------------------------------------------------------------	-----------------------------------------------------------------------	----------------------------------------------------------	-------------------------------	-------------------------------------------------------------------------------------------------	-------------------------------------------------------------------------------	--------

