course_outline
Differences
This shows you the differences between two versions of the page.
Both sides previous revisionPrevious revisionNext revision | Previous revision | ||
course_outline [2009/12/29 16:16] – allison | course_outline [2011/01/02 19:36] (current) – allison | ||
---|---|---|---|
Line 6: | Line 6: | ||
York University, | York University, | ||
- | Class meets TR 16:00-17:30 SC 303 | ||
- | Labs as scheduled by registrar | ||
- | * LAB01 M 13:00-16:00 CSE 1004 | ||
- | * LAB02 F 13:00-16:00 CSE 1004 (may be canceled) | ||
- | Instructor : Robert Allison, CSE 3051, allison@cse.yorku.ca, | ||
- | office hours: TBD. | ||
- | TA: Cyrus Minwalla. | + | [[https:// |
+ | |||
+ | |||
+ | |||
+ | ====== Contact ====== | ||
+ | |||
+ | [[contact | Instructor: R. Allison; | ||
====== Overview ====== | ====== Overview ====== | ||
Line 28: | Line 28: | ||
====== Topics (tentative) ====== | ====== Topics (tentative) ====== | ||
+ | ^ Week ^ Dates ^ Lecture | ||
+ | | 1 | Jan 4, 6 | Introduction | ||
+ | | 2 | Jan 11, 13 | Microcontrollers, | ||
+ | | 3 | Jan 18, 20 | Peripherals | ||
+ | | 4 | Jan 25, 27 | Interrupts | ||
+ | | 5 | Feb 1, 3 | Peripherals & Interrupts | ||
+ | | 6 | Feb 8, 10 | Memory and Busses | ||
+ | | 7 | Feb 15, 17 | Interfacing | ||
+ | | | Feb 22, 24 | READING WEEK | No lab | | ||
+ | | 8 | Mar 1, 3 | Interfacing | ||
+ | | 9 | Mar 8, 10 | Analogue interfacing | ||
+ | | 10 | Mar 15, 17 | Programmable Logic and Rapid prototyping using FPGAs |Lab 5 con' | ||
+ | | 11 | Mar 22, 24 | Power, High Speed and other design constraints (time permitting) | ||
+ | | 12 | Mar 29, 31 | Power, High Speed and other design constraints (time permitting) | ||
- | Week 1: | + | Quizzes will be held during class periods. |
- | + | ||
- | + | ||
- | Dates | + | |
- | + | ||
- | + | ||
- | Lecture | + | |
- | + | ||
- | + | ||
- | Lab | + | |
- | + | ||
- | 1 | + | |
- | + | ||
- | + | ||
- | March 5 | + | |
- | + | ||
- | + | ||
- | Introduction | + | |
- | + | ||
- | + | ||
- | No lab | + | |
- | + | ||
- | 2 | + | |
- | + | ||
- | + | ||
- | Mar 10, 12 | + | |
- | + | ||
- | + | ||
- | microcontrollers, | + | |
- | + | ||
- | + | ||
- | Lab 0 (Safety Issues, Introduction to Facilities and Tutorial | + | |
- | + | ||
- | 3 | + | |
- | + | ||
- | + | ||
- | Mar 17, 19 | + | |
- | + | ||
- | + | ||
- | Peripherals | + | |
- | + | ||
- | + | ||
- | Lab 1 | + | |
- | + | ||
- | 4 | + | |
- | + | ||
- | + | ||
- | Mar 24, 26 | + | |
- | + | ||
- | + | ||
- | Interrupts | + | |
- | + | ||
- | + | ||
- | Lab 2 | + | |
- | + | ||
- | 5 | + | |
- | + | ||
- | + | ||
- | Mar 31, Apr 2 | + | |
- | + | ||
- | + | ||
- | Test #1 Mar 31, Peripherals & Interrupts | + | |
- | + | ||
- | + | ||
- | Lab 3 | + | |
- | + | ||
- | 6 | + | |
- | + | ||
- | + | ||
- | Apr 7, 9 | + | |
- | + | ||
- | + | ||
- | Memory and Busses | + | |
- | + | ||
- | + | ||
- | Lab 3 con' | + | |
- | + | ||
- | 7 | + | |
- | + | ||
- | + | ||
- | Apr 14, 16 | + | |
- | + | ||
- | + | ||
- | Interfacing | + | |
- | + | ||
- | + | ||
- | Lab 4 | + | |
- | + | ||
- | 8 | + | |
- | + | ||
- | + | ||
- | Apr 21,23 | + | |
- | + | ||
- | + | ||
- | Interfacing | + | |
- | + | ||
- | + | ||
- | Lab 4 | + | |
- | + | ||
- | 9 | + | |
- | + | ||
- | + | ||
- | Apr 28, 30 | + | |
- | + | ||
- | + | ||
- | Analogue interfacing, | + | |
- | + | ||
- | + | ||
- | Lab 5 | + | |
- | + | ||
- | 10 | + | |
- | + | ||
- | + | ||
- | May 5, 7 | + | |
- | + | ||
- | + | ||
- | Programmable Logic and Rapid prototyping using FPGAs | + | |
- | + | ||
- | + | ||
- | Lab 5 con' | + | |
- | + | ||
- | 11 | + | |
- | + | ||
- | + | ||
- | May 12, 14 | + | |
- | + | ||
- | + | ||
- | Power, High Speed and other design constraints (time permitting) | + | |
- | + | ||
- | + | ||
- | Lab 6 | + | |
- | + | ||
- | 12 | + | |
- | + | ||
- | + | ||
- | May 19 | + | |
- | + | ||
- | + | ||
- | Test #3 May 19 | + | |
- | + | ||
- | + | ||
- | Lab 6 on May 20 (treated as Monday, May 18 is Victoria Day holiday) | + | |
- | + | ||
- | Note May 18 is a Stat. Holiday. | + | |
====== Evaluation ====== | ====== Evaluation ====== | ||
+ | [[grades| Grades and Grading]] | ||
- | Components will be given a letter grade mark and then combined to give an overall mark. Numeric marks, when used, will be converted to a letter grade using the standard departmental conversion table. | ||
- | Classroom participation 8% | ||
- | Tests 48% | ||
- | Labs 44% (Lab 1,2 worth 6 marks each, Labs 3-6 worth 8 marks each) | ||
- | |||
- | All course components, labs, test and final, are required. Labs and the midterm may only be missed for approved medical reasons. Under these conditions weighting will be redistributed by increasing weighting of the final exam. | ||
- | |||
- | Students are responsible for all material covered in the lectures, labs and required readings. There is a significant amount of readings for this course. | ||
- | |||
- | ====== Text ====== | ||
- | |||
- | The required textbook for this course is available from the bookstore: | ||
- | |||
- | • Wayne Wolf, Computers As Components, Second Edition, Morgan Kaufmann, ISBN: 0-12-374397-8, | ||
- | |||
- | Recommended text (also on reserve at library) | ||
- | |||
- | • Michael D. Ciletti, Advanced Digital Design with the VERILOG (TM) HDL, 1/e, Prentice-Hall, | ||
====== Laboratory ====== | ====== Laboratory ====== | ||
- | A mandatory hardware | + | [[laboratory:start| Lab information]] |
- | + | ||
- | Labs require preparatory work, which must be completed and approved prior to starting the lab. YOU WILL NOT BE ALLOWED TO START THE LAB IF YOU HAVE NOT SUBMITTED COMPLETE PREPATORY WORK. Students are required to document their lab work in their lab notebooks and with other appropriate documentation. This includes documenting all data collected and answering all questions posed. Students must present the documentation, | + | |
- | + | ||
- | The laboratory is hands on and students should have experience with electronic circuits, computer organization and digital logic (e.g. strongly recommended or prerequisite courses are Phys 3150, COSC 2021, COSC 3201). | + | |
- | + | ||
- | + | ||
- | + | ||
- | + | ||
- | ====== Lecture Schedule ====== | + | |
- | + | ||
- | Lecture schedule as delivered: | + | |
- | + | ||
- | ===== Week 1 ===== | + | |
- | + | ||
- | Your notes here. | + | |
- | + | ||
- | ===== Week 2 ===== | + | |
- | + | ||
- | ===== Midterm ===== | + | |
- | + | ||
- | ===== Drop Deadline ===== | + | |
- | ===== Week 13 ===== | ||
- | ===== Final Exam ===== | ||
course_outline.1262103390.txt.gz · Last modified: 2009/12/29 16:16 by allison