course_outline
Differences
This shows you the differences between two versions of the page.
Both sides previous revisionPrevious revisionNext revision | Previous revision | ||
course_outline [2009/12/30 02:33] – allison | course_outline [2011/01/02 19:36] (current) – allison | ||
---|---|---|---|
Line 6: | Line 6: | ||
York University, | York University, | ||
- | Class meets TR 16:00-17:30 SC 303 | ||
- | Labs as scheduled by registrar | ||
- | * LAB01 M 13:00-16:00 CSE 1004 | ||
- | * LAB02 F 13:00-16:00 CSE 1004 (may be canceled) | ||
- | Instructor : Robert Allison, CSE 3051, allison@cse.yorku.ca, | ||
- | office hours: TBD. | ||
- | TA: Cyrus Minwalla. | + | [[https:// |
+ | |||
+ | |||
+ | |||
+ | ====== Contact ====== | ||
+ | |||
+ | [[contact | Instructor: R. Allison; | ||
====== Overview ====== | ====== Overview ====== | ||
Line 29: | Line 29: | ||
^ Week ^ Dates ^ Lecture | ^ Week ^ Dates ^ Lecture | ||
- | | 1 | Jan 5, 7 | Introduction | + | | 1 | Jan 4, 6 | Introduction |
- | | 2 | Jan 12, 14 | + | | 2 | Jan 11, 13 |
- | | 3 | Jan 19, 21 | Peripherals | + | | 3 | Jan 18, 20 | Peripherals |
- | | 4 | Jan 26, 28 | Interrupts | + | | 4 | Jan 25, 27 | Interrupts |
- | | 5 | Feb 2, 4 | Test #1 Mar 31, Peripherals & Interrupts | + | | 5 | Feb 1, 3 | Peripherals & Interrupts |
- | | 6 | Feb 9, 11 | Memory and Busses | + | | 6 | Feb 8, 10 | Memory and Busses |
- | | | Feb 16, 18 | + | | 7 |
- | | 7 | + | | | Feb 22, 24 |
- | | 8 | Mar 2, 4 | Interfacing | + | | 8 | Mar 1, 3 | Interfacing |
- | | 9 | Mar 9, 11 | Analogue interfacing, Test #2 Apr 28 | Lab 5 | | + | | 9 | Mar 8, 10 | Analogue interfacing |
- | | 10 | Mar 16, 18 | Programmable Logic and Rapid prototyping using FPGAs |Lab 5 con' | + | | 10 | Mar 15, 17 | Programmable Logic and Rapid prototyping using FPGAs |Lab 5 con' |
- | | 11 | Mar 23, 25 | Power, High Speed and other design constraints (time permitting) | + | | 11 | Mar 22, 24 | Power, High Speed and other design constraints (time permitting) |
- | | 12 | Mar 30, 1 | Power, High Speed and other design constraints (time permitting) | + | | 12 | Mar 29, 31 | Power, High Speed and other design constraints (time permitting) |
- | | 13 | Mar 30, 1 | Power, High Speed and other design constraints (time permitting) | + | |
+ | Quizzes will be held during class periods. | ||
====== Evaluation ====== | ====== Evaluation ====== | ||
- | [[grades]] | + | [[grades| Grades and Grading]] |
Line 54: | Line 54: | ||
====== Laboratory ====== | ====== Laboratory ====== | ||
- | A mandatory hardware | + | [[laboratory:start| Lab information]] |
- | + | ||
- | Labs require preparatory work, which must be completed and approved prior to starting the lab. YOU WILL NOT BE ALLOWED TO START THE LAB IF YOU HAVE NOT SUBMITTED COMPLETE PREPATORY WORK. Students are required to document their lab work in their lab notebooks and with other appropriate documentation. This includes documenting all data collected and answering all questions posed. Students must present the documentation, | + | |
- | + | ||
- | The laboratory is hands on and students should have experience with electronic circuits, computer organization and digital logic (e.g. strongly recommended or prerequisite courses are Phys 3150, COSC 2021, COSC 3201). | + | |
course_outline.1262140415.txt.gz · Last modified: 2009/12/30 02:33 by allison