Differences

This shows you the differences between two versions of the page.

--- course_outline [2009/12/30 04:24] – allison
+++ course_outline [2011/01/02 19:36] (current) – allison
@@ Line 9: / Line 9: @@
-[[https://w2prod.sis.yorku.ca/Apps/WebObjects/cdm.woa/34/wo/RBHo4bO8mxAEcxUbcf11l0/3.1.8.17|Fall/Winter 2009-2010 Schedule]]
+[[https://w2prod.sis.yorku.ca/Apps/WebObjects/cdm.woa/11/wo/jbfEnQdqTGKm6NatTt8L5w/3.1.9.8.1.0.0.5|Fall/Winter 2010-2011 Schedule]]
@@ Line 15: / Line 15: @@
 ====== Contact ======
-[[contact | Instructor: R. Allison; TA: Cyrus Minwalla]]
+[[contact | Instructor: R. Allison; TA: Anthony Calce, Cyrus Minwalla]]
 ====== Overview ======
@@ Line 29: / Line 29: @@
 ^  Week  ^  Dates  ^  Lecture  ^  Lab  ^
-| 1  | Jan 5, 7 | Introduction  | No lab  |
+| 1  | Jan 4, 6 | Introduction  | No lab  |
-| 2  | Jan 12, 14  | microcontrollers, 68HCS12 architecture and instruction set | Lab 0 (Safety Issues, Introduction to Facilities and Tutorial  |
+| 2  | Jan 11, 13  | Microcontrollers, 68HCS12 architecture and instruction set | Lab 0 (Safety Issues, Introduction to Facilities and Tutorial  |
-| 3  | Jan 19, 21  | Peripherals  | Lab 1  |
+| 3  | Jan 18, 20  | Peripherals  | Lab 1  |
-| 4  | Jan 26, 28  | Interrupts  | Lab 2  |
+| 4  | Jan 25, 27  | Interrupts  | Lab 2  |
-| 5  | Feb 2, 4 | Test #1 Mar 31, Peripherals & Interrupts  | Lab 3  |
+| 5  | Feb 1, 3 | Peripherals & Interrupts  | Lab 3  |
-| 6  | Feb 9, 11   | Memory and Busses   | Lab 3 con't   |
+| 6  | Feb 8, 10   | Memory and Busses   | Lab 3 con't   |
-|    | Feb 16, 18  | READING WEEK  | No lab  |
+| 7  | Feb 15, 17  | Interfacing  | Lab 4  |
-| 7  | Feb 23, 25  | Interfacing  | Lab 4  |
+|    | Feb 22, 24  | READING WEEK  | No lab  |
-| 8  | Mar 2, 4   | Interfacing  | Lab 4  |
+| 8  | Mar 1, 3   | Interfacing  | Lab 4  |
-| 9  | Mar 9, 11   | Analogue interfacing, Test #2 Apr 28  | Lab 5  |
+| 9  | Mar 8, 10   | Analogue interfacing  | Lab 5  |
-| 10  | Mar 16, 18   | Programmable Logic and Rapid prototyping using FPGAs  |Lab 5 con't  |
+| 10  | Mar 15, 17   | Programmable Logic and Rapid prototyping using FPGAs  |Lab 5 con't  |
-| 11  | Mar 23, 25   | Power, High Speed and other design constraints (time permitting)  | Lab 6  |
+| 11  | Mar 22, 24   | Power, High Speed and other design constraints (time permitting)  | Lab 6  |
-| 12  | Mar 30, Apr 1   | Power, High Speed and other design constraints (time permitting)  | Lab 6  |
+| 12  | Mar 29, 31   | Power, High Speed and other design constraints (time permitting)  | Lab 6  |
-| 13  | Apr 5   | no class  | Lab 6  |
+Quizzes will be held during class periods.
 ====== Evaluation ======
@@ Line 54: / Line 54: @@
 ====== Laboratory ======
-[[laboratory| Lab information]]
+[[laboratory:start| Lab information]]