

# CSE=2021=

## COMPUTER=ORGANIZATION

HUGH=CHESSE=R  
CSE=B=L0L2U

W5-M

# Floating Point Instructions

Category	Instruction	Example	Meaning	Comments
Arithmetic	<b>FP add single</b>	<code>add.s \$f2,\$f4,\$f6</code>	$\$f2 \leftarrow \$f4 + \$f6$	Single Prec.
	<b>FP subtract single</b>	<code>sub.s \$f2,\$f4,\$f6</code>	$\$f2 \leftarrow \$f4 - \$f6$	Single Prec.
	<b>FP multiply single</b>	<code>mul.s \$f2,\$f4,\$f6</code>	$\$f2 \leftarrow \$f4 \times \$f6$	Single Prec.
	<b>FP divide single</b>	<code>div.s \$f2,\$f4,\$f6</code>	$\$f2 \leftarrow \$f4 / \$f6$	Single Prec.
	<b>FP add double</b>	<code>add.d \$f2,\$f4,\$f6</code>	$\$f2 \leftarrow \$f4 + \$f6$	Double Prec.
	<b>FP subtract double</b>	<code>sub.d \$f2,\$f4,\$f6</code>	$\$f2 \leftarrow \$f4 - \$f6$	Double Prec.
	<b>FP multiply double</b>	<code>mul.d \$f2,\$f4,\$f6</code>	$\$f2 \leftarrow \$f4 \times \$f6$	Double Prec.
	<b>FP divide double</b>	<code>div.d \$f2,\$f4,\$f6</code>	$\$f2 \leftarrow \$f4 / \$f6$	Double Prec.
Data Transfer	<b>load word FP Single</b>	<code>lwcl \$f2,100(\$s2)</code>	$\$f2 \leftarrow \text{Mem}[\$s2+100]$	Single Prec.
	<b>store word FP Single</b>	<code>swcl \$f2,100(\$s2)</code>	$\text{Mem}[\$s2+100] \leftarrow \$f2$	Single Prec.
Conditional branch	<b>FP compare single (eq, ne, lt, le, gt, ge)</b>	<code>c.lt.s \$f2,\$f4</code>	<code>if (\$f2 &lt; \$f4) cond = 1, else cond = 0</code>	Single Prec.
	<b>FP compare double (eq, ne, lt, le, gt, ge)</b>	<code>c.lt.d \$f2,\$f4</code>	<code>if (\$f2 &lt; \$f4) cond = 1, else cond = 0</code>	Double Prec.
	<b>Branch on FP true</b>	<code>bclt 25</code>	<code>if cond==1 go to PC+100+4</code>	Single/ Double Prec.
	<b>Branch on FP false</b>	<code>bclf 25</code>	<code>if cond==0 go to PC+100+4</code>	Single/ Double Prec.

# Example

```
# calculate area of a circle
    .data
Ans:    .asciiiz      "The area of the circle is: "
Ans_add: .word          Ans                      # Pointer to String (Ans)
Pi:     .double         3.1415926535897924
Rad:    .double         12.345678901234567
Rad_add: .word          Rad                     # Pointer to float (Rad)
    .text
main:   lw $a0, Ans_add($0)                  # load address of Ans into $a0
        addi $v0, $0, 4                      # Sys Call 4 (Print String)

        syscall
#-----
        la $s0, Pi                         # load float (Pseudoinstruction)
        ldc1 $f2, 0($s0)                   # load address of Pi into $s0
#-----                                # $f2 = Pi
        ldc1 $f4, 0($s0)                   # load float (MIPS Instruction)
        mul.d $f12, $f4, $f4               # load address of Rad into $s0
        mul.d $f12, $f12, $f2               # $f4 = Rad
        addi $v0, $0, 3                      # Sys Call 3 (Print Double)
        syscall
exit:   jr $ra
```

# Agenda for Today

1. Floating Point – Round off
2. Introduction to Hardware – Logic Design

Patterson:      Section 3.5, Appendix C

# Floating Point Round off

- Floating Point arithmetic operations can lead to overflow (like integer arithmetic) and underflow
  - Overflow – value is too large to be represented by the precision chosen (single or double)
  - Underflow – value is too small to be represented by the precision chosen
  - This situation leads to an exception – program/user is alerted (usually by an error message)
  - What happens when the answer takes on a value that is between the floating point values that can be represented?

# Example – Floating Point Addition

Add:  $9.999_{\text{ten}} \times 10^1$  and  $1.610_{\text{ten}} \times 10^{-1}$  (assume 3 digits of precision only)

$$9.99900 \times 10^1$$

$$\underline{0.01610 \times 10^1}$$

$$10.01510 \times 10^1 = \boxed{1.00151} \times 10^1 = 1.002 \times 10^1$$

*IEEE 754 specifies three extra digits for representation of FP calculations – “guard” and “round” – 2 bits used for multiplication operation*

- $> 50$  – round up,  $< 50$  round down,  $= 50$ ?

*Rounding modes: always round up, always round down, truncate, round to nearest even*


*Third bit – “sticky” – set when there are digits to the right of the round bit*

# Hardware – Logic Design

- Appendix C goes through the basics of logic devices and how they implement the instructions we have been talking about
- Reference is made to the “Verilog” hardware description language (HDL)
  - HDL – allows the “designer” (not programmer) to configure all of the programmable logic gates in a FPGA, ASIC or similar device
  - HDL is “synthesized” (not compiled) to give a “netlist” (not machine code) which is downloaded to the device
  - As the name suggests, HDL describes how the resulting logic circuits will manipulate “signals” (not variables)

# Logical Operations: AND, OR, NOT, Multiplexer

## 1. AND Gate:




$$c = a \cdot b$$

Notation

$a$	$b$	$c = a \cdot b$
0	0	0
0	1	0
1	0	0
1	1	1

Truth Table

## 2. OR Gate



$$c = a + b$$


Notation

$a$	$b$	$c = a + b$
0	0	0
0	1	1
1	0	1
1	1	1

Truth Table

# Logical Operations: AND, OR, NOT, Multiplexer

## 3. NOT Gate (Inverter):



Symbol


$$(c = \bar{a})$$

Notation

$a$	$c$
0	1
1	0

Truth Table

## 4. Multiplexer



Symbol

if ( $S0 == 0$ ),  $c = D0$ ;  
else  $c = D1$ ;


Notation

$S0$	$c$
0	$D0$
1	$D1$

Truth Table

# Boolean Algebra (1)

1. Logic Operations can be expressed in terms of logic equations



2. For the above figure, the output  $C = AB + A \bar{B}$
3. To implement the above digital circuit, 2 AND, 1 NOT and 1 OR gates are required
4. Can we simplify the above circuit?

# Boolean Algebra (1)

	Expressions
Identity Law	$A + 0 = A$
	$A \cdot 1 = A$
Zero and One Law	$A + 1 = 1$
	$A \cdot 0 = 0$
Inverse Law	$A + \bar{A} = 1$
	$\bar{A} \cdot 0 = 0$
Commutative law	$A + B = B + A$
	$A \cdot B = B \cdot A$
Associative Law	$A + (B + C) = (A + B) + C$
	$A \cdot (B \cdot C) = (A \cdot B) \cdot C$
Distributive Law	$A \cdot (B + C) = (A \cdot B) + (A \cdot C)$
	$A + (B \cdot C) = (A + B) \cdot (A + C)$
DeMorgan Law	$\overline{(A+B)} = \bar{A} \cdot \bar{B}$
	$\overline{(A \cdot B)} = \bar{A} + \bar{B}$

Simplification Rules
$A \cdot B + A \cdot \bar{B} = A$
$A + \bar{A} \cdot B = A + B$
$A + A \cdot B = A$

# Boolean Algebra (2)

Activity 1:

Simplify the expressions:

$$(a) \overline{A}B + ABC + A\overline{B}\overline{C}$$

$$(b) \overline{x}yz + xz$$

$$(c) (\overline{x} + \overline{y})(x + y)$$

$$(d) xy + x(wz + w\bar{z})$$

$$(e) (B\overline{C} + \overline{A}D)(A\overline{B} + C\overline{D})$$

Activity 2:

Implement simplified expressions for (a) – (e) using OR, AND, and NOT gates

# Combinational Logic: Design of a 1-bit adder (1)


Example: Design an 1-bit adder with Carry-in

Step 1: Construct the truth table for an 1-bit adder

3 binary inputs imply  $(2^3 = 8)$  entries in the truth table

INPUTS			OUTPUTS	
A0	B0	CI (Carry-In)	CO (Carry-Out)	S0 (Sum)
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

Truth Table for 1-bit adder



Schematic of a 1-bit adder

# Combinational Logic: Design of a 1-bit adder (2)

Step 2: Derive the Boolean expression for each output from the truth table

INPUTS			OUTPUTS	
a	b	c (Carry-In)	Carry-Out	Sum
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

$$\text{Sum} = \bar{a} \bar{b} c + \bar{a} b \bar{c} + a \bar{b} \bar{c} + abc$$


$$\text{Carry-Out} = \bar{a} bc + a \bar{b} c + ab \bar{c} + abc$$

# Combinational Logic: Design of a 1-bit adder (3)

Step 3: Simplify the Boolean expression

$$\text{Carry-Out} = \bar{a}bc + a\bar{b}c + ab\bar{c} + abc = bc + ac + ab$$

Step 4: Implement the simplified Boolean expression using OR, AND, and NOT gates



Activity: Implement the hardware for the Sum output of the 1-bit adder