Differences

This shows you the differences between two versions of the page.

--- course_outline [2009/12/29 16:52] – allison
+++ course_outline [2011/12/30 15:25] (current) – allison
@@ Line 6: / Line 6: @@
 York University,  Toronto, Ontario
-Class meets TR 16:00-17:30 SC 303
-Labs as scheduled by registrar
-  * LAB01 M 13:00-16:00 CSE 1004
-  * LAB02 F 13:00-16:00 CSE 1004 (may be canceled)
-Instructor :  Robert Allison, CSE 3051, allison@cse.yorku.ca, 416-736-2100 x20192
-office hours: TBD.
-TA: Cyrus Minwalla.
+[[https://w2prod.sis.yorku.ca/Apps/WebObjects/cdm.woa/7/wo/2XA7pU4pLt5PLDEQSENaag/3.1.9.8.3.0.0.5|Fall/Winter 2011-2012 Schedule]]
+====== Contact ======
+[[contact | Instructor: R. Allison; TA: Kyle Watters, Nariman Farsad]]
 ====== Overview ======
@@ Line 24: / Line 24: @@
-The departmental prerequisites for this course are general pre-requisites and CSE3201.04 (i.e. the latest version of the course, taught using Verilog and with a hardware lab component). Students should have a good understanding of digital and analogue electronics and computer organisation. You should also be familiar with assembly programming (C programming will be very helpful).
+The departmental prerequisites for this course are general pre-requisites and CSE3201.04 (i.e. the latest version of the course, taught using Verilog and with a hardware lab component). Students should have a good understanding of digital and analogue electronics and computer organisation. You should also be familiar with assembly and C programming (CSE 2031, CSE 2021).
 ====== Topics (tentative) ======
+^  Week  ^  Dates  ^  Lecture  ^  Lab  ^
+| 1  | Jan 3, 5 | Introduction  | No lab  |
+| 2  | Jan 10, 12  | Microcontrollers, 68HCS12 architecture and instruction set | Lab 0 (Safety Issues, Introduction to Facilities and Tutorial  |
+| 3  | Jan 17, 19  | Peripherals  | Lab 1  |
+| 4  | Jan 24, 26  | Interrupts  | Lab 2  |
+| 5  | Jan3, Feb 2 | Peripherals & Interrupts  | Lab 3  |
+| 6  | Feb 7, 9   | Memory and Busses   | Lab 3 con't   |
+| 7  | Feb 14, 16  | Interfacing  | Lab 4  |
+|    | Feb 22, 24  | READING WEEK  | No lab  |
+| 8  | Feb 28,Mar 1  | Interfacing  | Lab 4  |
+| 9  | Mar 6, 8   | Analogue interfacing  | Lab 5  |
+| 10  | Mar 13, 15   | Programmable Logic and Rapid prototyping using FPGAs  |Lab 5 con't  |
+| 11  | Mar 20, 22   | Power, High Speed and other design constraints (time permitting)  | Lab 6  |
+| 12  | Mar 27, 29   | Power, High Speed and other design constraints (time permitting)  | Lab 6  |
+| 13  | Apr 3   | Lab demos  | Lab 6  |
-Week 1:
+Quizzes will be held during class periods.
-Dates
-Lecture
-Lab
-March 5
-Introduction
-No lab
-Mar 10, 12
-microcontrollers, 68HCS12 architecture and instruction set
-Lab 0 (Safety Issues, Introduction to Facilities and Tutorial
-Mar 17, 19
-Peripherals
-Lab 1
-Mar 24, 26
-Interrupts
-Lab 2
-Mar 31, Apr 2
-Test #1 Mar 31, Peripherals & Interrupts
-Lab 3
-Apr 7, 9
-Memory and Busses
-Lab 3 con't
-Apr 14, 16
-Interfacing
-Lab 4
-Apr 21,23
-Interfacing
-Lab 4
-Apr 28, 30
-Analogue interfacing, Test #2 Apr 28
-Lab 5
-May 5, 7
-Programmable Logic and Rapid prototyping using FPGAs
-Lab 5 con't
-May 12, 14
-Power, High Speed and other design constraints (time permitting)
-Lab 6
-May 19
-Test #3 May 19
-Lab 6 on May 20 (treated as Monday, May 18 is Victoria Day holiday)
-Note May 18 is a Stat. Holiday.
 ====== Evaluation ======
+[[grades| Grades and Grading]]
-Components will be given a letter grade mark and then combined to give an overall mark. Numeric marks, when used, will be converted to a letter grade using the standard departmental conversion table.
-Classroom participation 8%
-Tests            48%
-Labs            44% (Lab 1,2 worth 6 marks each, Labs 3-6 worth 8 marks each)
-All course components, labs, test and final, are required. Labs and the midterm may only be missed for approved medical reasons. Under these conditions weighting will be redistributed by increasing weighting of the final exam.
-Students are responsible for all material covered in the lectures, labs and required readings. There is a significant amount of readings for this course.  Students are expected to become proficient in Verilog synthesis and microcontroller programming outside of class hours.
-====== Text ======
-The required textbook for this course is available from the bookstore:
-• Wayne Wolf, Computers As Components, Second Edition, Morgan Kaufmann, ISBN: 0-12-374397-8, 2008
-Recommended text (also on reserve at library)
-• Michael D. Ciletti, Advanced Digital Design with the VERILOG (TM) HDL, 1/e, Prentice-Hall, ISBN 0-13-089161-4.
 ====== Laboratory ======
-A mandatory hardware laboratory component is required for COSC3215 (this is why the course has 4 credit weighting). The laboratory is weekly and requires attendance during the student's lab session. If you cannot attend your lab session you will not be able to continue in the course. Students will work in pairs.
+[[laboratory:start| Lab information]]
-Labs require preparatory work, which must be completed and approved prior to starting the lab. YOU WILL NOT BE ALLOWED TO START THE LAB IF YOU HAVE NOT SUBMITTED COMPLETE PREPATORY WORK. Students are required to document their lab work in their lab notebooks and with other appropriate documentation. This includes documenting all data collected and answering all questions posed. Students must present the documentation, answer questions about their approach, and demo their lab to the TA at the end of the lab session. Final documentation including all code and design documents should be electronically submitted using the ‘submit’ facility on Prism within 24 hours following the end of the lab session.
-The laboratory is hands on and students should have experience with electronic circuits, computer organization and digital logic (e.g. strongly recommended or prerequisite courses are Phys 3150, COSC 2021, COSC 3201).