course_outline
Differences
This shows you the differences between two versions of the page.
Both sides previous revisionPrevious revisionNext revision | Previous revision | ||
course_outline [2009/12/29 17:13] – allison | course_outline [2011/12/30 15:25] (current) – allison | ||
---|---|---|---|
Line 6: | Line 6: | ||
York University, | York University, | ||
- | Class meets TR 16:00-17:30 SC 303 | ||
- | Labs as scheduled by registrar | ||
- | * LAB01 M 13:00-16:00 CSE 1004 | ||
- | * LAB02 F 13:00-16:00 CSE 1004 (may be canceled) | ||
- | Instructor : Robert Allison, CSE 3051, allison@cse.yorku.ca, | ||
- | office hours: TBD. | ||
- | TA: Cyrus Minwalla. | + | [[https://w2prod.sis.yorku.ca/ |
+ | |||
+ | |||
+ | |||
+ | ====== Contact ====== | ||
+ | |||
+ | [[contact | Instructor: R. Allison; TA: Kyle Watters, Nariman Farsad]] | ||
====== Overview ====== | ====== Overview ====== | ||
Line 24: | Line 24: | ||
- | The departmental prerequisites for this course are general pre-requisites and CSE3201.04 (i.e. the latest version of the course, taught using Verilog and with a hardware lab component). Students should have a good understanding of digital and analogue electronics and computer organisation. You should also be familiar with assembly programming (C programming will be very helpful). | + | The departmental prerequisites for this course are general pre-requisites and CSE3201.04 (i.e. the latest version of the course, taught using Verilog and with a hardware lab component). Students should have a good understanding of digital and analogue electronics and computer organisation. You should also be familiar with assembly |
====== Topics (tentative) ====== | ====== Topics (tentative) ====== | ||
+ | ^ Week ^ Dates ^ Lecture | ||
+ | | 1 | Jan 3, 5 | Introduction | ||
+ | | 2 | Jan 10, 12 | Microcontrollers, | ||
+ | | 3 | Jan 17, 19 | Peripherals | ||
+ | | 4 | Jan 24, 26 | Interrupts | ||
+ | | 5 | Jan3, Feb 2 | Peripherals & Interrupts | ||
+ | | 6 | Feb 7, 9 | Memory and Busses | ||
+ | | 7 | Feb 14, 16 | Interfacing | ||
+ | | | Feb 22, 24 | READING WEEK | No lab | | ||
+ | | 8 | Feb 28,Mar 1 | Interfacing | ||
+ | | 9 | Mar 6, 8 | Analogue interfacing | ||
+ | | 10 | Mar 13, 15 | Programmable Logic and Rapid prototyping using FPGAs |Lab 5 con' | ||
+ | | 11 | Mar 20, 22 | Power, High Speed and other design constraints (time permitting) | ||
+ | | 12 | Mar 27, 29 | Power, High Speed and other design constraints (time permitting) | ||
+ | | 13 | Apr 3 | Lab demos | Lab 6 | | ||
- | Week 1: | + | Quizzes will be held during class periods. |
- | + | ||
- | + | ||
- | Dates | + | |
- | + | ||
- | + | ||
- | Lecture | + | |
- | + | ||
- | + | ||
- | Lab | + | |
- | + | ||
- | 1 | + | |
- | + | ||
- | + | ||
- | March 5 | + | |
- | + | ||
- | + | ||
- | Introduction | + | |
- | + | ||
- | + | ||
- | No lab | + | |
- | + | ||
- | 2 | + | |
- | + | ||
- | + | ||
- | Mar 10, 12 | + | |
- | + | ||
- | + | ||
- | microcontrollers, | + | |
- | + | ||
- | + | ||
- | Lab 0 (Safety Issues, Introduction to Facilities and Tutorial | + | |
- | + | ||
- | 3 | + | |
- | + | ||
- | + | ||
- | Mar 17, 19 | + | |
- | + | ||
- | + | ||
- | Peripherals | + | |
- | + | ||
- | + | ||
- | Lab 1 | + | |
- | + | ||
- | 4 | + | |
- | + | ||
- | + | ||
- | Mar 24, 26 | + | |
- | + | ||
- | + | ||
- | Interrupts | + | |
- | + | ||
- | + | ||
- | Lab 2 | + | |
- | + | ||
- | 5 | + | |
- | + | ||
- | + | ||
- | Mar 31, Apr 2 | + | |
- | + | ||
- | + | ||
- | Test #1 Mar 31, Peripherals & Interrupts | + | |
- | + | ||
- | + | ||
- | Lab 3 | + | |
- | + | ||
- | 6 | + | |
- | + | ||
- | + | ||
- | Apr 7, 9 | + | |
- | + | ||
- | + | ||
- | Memory and Busses | + | |
- | + | ||
- | + | ||
- | Lab 3 con' | + | |
- | + | ||
- | 7 | + | |
- | + | ||
- | + | ||
- | Apr 14, 16 | + | |
- | + | ||
- | + | ||
- | Interfacing | + | |
- | + | ||
- | + | ||
- | Lab 4 | + | |
- | + | ||
- | 8 | + | |
- | + | ||
- | + | ||
- | Apr 21,23 | + | |
- | + | ||
- | + | ||
- | Interfacing | + | |
- | + | ||
- | + | ||
- | Lab 4 | + | |
- | + | ||
- | 9 | + | |
- | + | ||
- | + | ||
- | Apr 28, 30 | + | |
- | + | ||
- | + | ||
- | Analogue interfacing, | + | |
- | + | ||
- | + | ||
- | Lab 5 | + | |
- | + | ||
- | 10 | + | |
- | + | ||
- | + | ||
- | May 5, 7 | + | |
- | + | ||
- | + | ||
- | Programmable Logic and Rapid prototyping using FPGAs | + | |
- | + | ||
- | + | ||
- | Lab 5 con' | + | |
- | + | ||
- | 11 | + | |
- | + | ||
- | + | ||
- | May 12, 14 | + | |
- | + | ||
- | + | ||
- | Power, High Speed and other design constraints (time permitting) | + | |
- | + | ||
- | + | ||
- | Lab 6 | + | |
- | + | ||
- | 12 | + | |
- | + | ||
- | + | ||
- | May 19 | + | |
- | + | ||
- | + | ||
- | Test #3 May 19 | + | |
- | + | ||
- | + | ||
- | Lab 6 on May 20 (treated as Monday, May 18 is Victoria Day holiday) | + | |
- | + | ||
- | Note May 18 is a Stat. Holiday. | + | |
====== Evaluation ====== | ====== Evaluation ====== | ||
- | [[grades]] | + | [[grades| Grades and Grading]] |
Line 183: | Line 55: | ||
====== Laboratory ====== | ====== Laboratory ====== | ||
- | A mandatory hardware | + | [[laboratory:start| Lab information]] |
- | + | ||
- | Labs require preparatory work, which must be completed and approved prior to starting the lab. YOU WILL NOT BE ALLOWED TO START THE LAB IF YOU HAVE NOT SUBMITTED COMPLETE PREPATORY WORK. Students are required to document their lab work in their lab notebooks and with other appropriate documentation. This includes documenting all data collected and answering all questions posed. Students must present the documentation, | + | |
- | + | ||
- | The laboratory is hands on and students should have experience with electronic circuits, computer organization and digital logic (e.g. strongly recommended or prerequisite courses are Phys 3150, COSC 2021, COSC 3201). | + | |
course_outline.1262106796.txt.gz · Last modified: 2009/12/29 17:13 by allison