course_outline
Differences
This shows you the differences between two versions of the page.
Both sides previous revisionPrevious revisionNext revision | Previous revision | ||
course_outline [2009/12/30 04:24] – allison | course_outline [2011/12/30 15:25] (current) – allison | ||
---|---|---|---|
Line 9: | Line 9: | ||
- | [[https:// | + | [[https:// |
Line 15: | Line 15: | ||
====== Contact ====== | ====== Contact ====== | ||
- | [[contact | Instructor: R. Allison; TA: Cyrus Minwalla]] | + | [[contact | Instructor: R. Allison; TA: Kyle Watters, Nariman Farsad]] |
====== Overview ====== | ====== Overview ====== | ||
Line 24: | Line 24: | ||
- | The departmental prerequisites for this course are general pre-requisites and CSE3201.04 (i.e. the latest version of the course, taught using Verilog and with a hardware lab component). Students should have a good understanding of digital and analogue electronics and computer organisation. You should also be familiar with assembly programming (C programming will be very helpful). | + | The departmental prerequisites for this course are general pre-requisites and CSE3201.04 (i.e. the latest version of the course, taught using Verilog and with a hardware lab component). Students should have a good understanding of digital and analogue electronics and computer organisation. You should also be familiar with assembly |
====== Topics (tentative) ====== | ====== Topics (tentative) ====== | ||
^ Week ^ Dates ^ Lecture | ^ Week ^ Dates ^ Lecture | ||
- | | 1 | Jan 5, 7 | Introduction | + | | 1 | Jan 3, 5 | Introduction |
- | | 2 | Jan 12, 14 | + | | 2 | Jan 10, 12 |
- | | 3 | Jan 19, 21 | Peripherals | + | | 3 | Jan 17, 19 | Peripherals |
- | | 4 | Jan 26, 28 | Interrupts | + | | 4 | Jan 24, 26 | Interrupts |
- | | 5 | Feb 2, 4 | Test #1 Mar 31, Peripherals & Interrupts | + | | 5 | Jan3, Feb 2 | Peripherals & Interrupts |
- | | 6 | Feb 9, 11 | Memory and Busses | + | | 6 | Feb 7, 9 | Memory and Busses |
- | | | Feb 16, 18 | + | | 7 |
- | | 7 | + | | | Feb 22, 24 |
- | | 8 | Mar 2, 4 | Interfacing | + | | 8 | Feb 28,Mar 1 |
- | | 9 | Mar 9, 11 | Analogue interfacing, Test #2 Apr 28 | Lab 5 | | + | | 9 | Mar 6, 8 | Analogue interfacing |
- | | 10 | Mar 16, 18 | Programmable Logic and Rapid prototyping using FPGAs |Lab 5 con' | + | | 10 | Mar 13, 15 | Programmable Logic and Rapid prototyping using FPGAs |Lab 5 con' |
- | | 11 | Mar 23, 25 | Power, High Speed and other design constraints (time permitting) | + | | 11 | Mar 20, 22 | Power, High Speed and other design constraints (time permitting) |
- | | 12 | Mar 30, Apr 1 | Power, High Speed and other design constraints (time permitting) | + | | 12 | Mar 27, 29 | Power, High Speed and other design constraints (time permitting) |
- | | 13 | Apr 5 | no class | Lab 6 | | + | | 13 | Apr 3 | Lab demos | Lab 6 | |
+ | Quizzes will be held during class periods. | ||
====== Evaluation ====== | ====== Evaluation ====== | ||
Line 54: | Line 55: | ||
====== Laboratory ====== | ====== Laboratory ====== | ||
- | [[laboratory| Lab information]] | + | [[laboratory:start| Lab information]] |
course_outline.1262147099.txt.gz · Last modified: 2009/12/30 04:24 by allison