CSE3221.3 Operating System Fundamentals

No.9

Memory Management (2)

Prof. Hui Jiang Dept of Computer Science and Engineering York University

Memory Management Approaches


· Contiguous Memory Allocation


<u>┡</u>╾╬╹┎╒╬╗╔╸╫<u>╒╛</u>┧


- Paging
- · Segmentation
- · Segmentation with paging

┼┶╌┟╝┼╼╴╓╤╛┷╢╔╪╪╬╓╧╪


Contiguous Memory Allocation suffers serious external fragmentation



























Paging Hardware

- · OS maintains a page table for every process.
- · All page tables are kept in physical memory.
- The currently active page table is page table of the currently running process.
- · For small active page-table (<256 entries): using registers
- · For large page-table: using two indexing registers
 - page-table base register (PTBR) points to the active page table.
 - page-table length register (PTLR) indicates size of the active page table.
 - In this scheme every data/instruction access requires two memory accesses. One for the page table and one for the data/instruction.



Paging Hardware with TLB: MMU in Paging

TLB hit

page tabl

physica address

physical memory


logical address → p d

> page frame number numbe

TLB miss

Need to flush TLB's in context switch

CPU



Effective Access Time of paging after TLB

- $\cdot\,$ Assume memory cycle time is ${\bf a}$ time unit.
- One TLB Lookup = b time unit.
- Hit ratio percentage of times that a page number is found in the associative registers; ration related to number of associative registers.
- Hit ratio = λ.
- Effective Access Time (EAT):
- EAT = $(\mathbf{a} + \mathbf{b}) \lambda + (2\mathbf{a} + \mathbf{b})(1 \lambda)$ = $(2 - \lambda)\mathbf{a} + \mathbf{b}$


Example: a = 100 nanoseconds, b = 20 nanosecond.

If λ = 0.80, EAT = 140 nanoseconds (40% slower). If λ = 0.98, EAT = 122 nanoseconds (22% slower).

╤╢┶╌┼┙└┍╾╫┑╔╌┺╬╤╛┧╢┝╪╪<u>┙</u>╙═╤╫┽┕╌┼╯└┕┲╫╌┧╢╄╧┼┙╽

Paging (2)

- No external fragmentation in paging.
- Internal fragmentation: process size does not happen to fall on page boundaries.
- Average one-half page per process.
 How to choose page size:
- Smaller page size:
 - less internal fragmentation.
 - large page table (more overhead).
- Typical 4K—8KB
- If each page table entry is 4 bytes long, it can point to one of 2**32 frames
 - Maximal physical address: frame size * (2**32) (from this we can deduce bit number in physical address)



OS data structure for Paging


- OS maintain a page table for each process in memory, pointed by PCB of this process.
 - Used to translate logical address in a process' address space into physical address.
 - Example: one process make an I/O system call and provide an address as parameter (logical address in user space). OS must use its page-table to produce the correct physical address.
- OS maintains a global frame table:
 - One entry for each physical frame in memory.
 - To indicate the frame is free or allocated, if allocated, to which page of which process.
- In context switch, the saved page-table is loaded by CPU dispatcher to MMU for every memory reference and flush TLB. (This increases context switch time)

<u>╜╴┽╤╫╴╫╞╧╢╠╪╫╢╴</u>╪╫╎╤╪╵╚┎<u></u>╡

Memory Protection in paging

How is memory protected from different processes?

- In paging, other process memory space is protected automatically.
 Memory protection can be implemented by associating protection bits with each frame in page table
- One bit for read-only or read-write
- One bit for execute-only
- One Valid-invalid bit
 - "valid" indicates that the associated page is in the process' logical address space, and is thus a legal page.
 - "invalid" indicates that the page is not in the process' logical address space.
 - Use page-table length register (PTLR): to indicate the size of page table
- Valid-invalid bit is mainly used for virtual memory
 In every memory reference, the protection bits are checked. Any inva
- In every memory reference, the protection bits are checked. Any invalid access will cause a trap into OS.






Sharing Memory in Paging


- $\cdot\,$ Different pages of several processes can be mapped to the same frame to let them share memory.
- · Shared-memory for inter-process communication.
- · Private code and data:
 - Each process keeps a separate copy of the code and data.
 - The pages for the private code and data can appear
 - anywhere in the logical address space.

╶₩╤╧╆╟

- · Shared code:
 - One copy of read-only (reentrant) code shared among processes (i.e., text editors, compilers, window systems).
 - Shared code must appear in same location in the logical address space of all processes (i.e. same locations in the page tables).











Copy-on-Write

- For quick process creation: fork()
- Traditionally, fork() copies parent's address space for the child.
- Copy-on-Write: without copying, the parent and child process initially share the same pages, and these pages are marked as copy-on-write.
- If either process needs to write to a shared page, a copy of the shared page is created and stop sharing this page.
- Advantages of copy-on-write:
 - Quick process creation (no copying, just modify page table for page sharing)
 - Eventually, only modified pages are copied. All nonmodified pages are still shared by the parent and child processes.
 - Better memory utilization


```
<u>└┍╼╂┑╔╾╫╞</u>═┰║╘╪<u></u>┱╙╘╤╫╬┕╌╫╵└╧╪╫╶╠╢╋╧┾╝╽
```
















Multilevel Paging and Performance

- · 64-bit logical address may require 6-level paging.
- Since each level is stored as a separate table in memory, converting a logical address to a physical one may take seven memory accesses.
- TLB-based caching permits performance to remain reasonable.
 Cache hit rate of 98 percent yields:

effective access time = 0.98 x 120 + 0.02 x 720 = 132 nanoseconds.

- which is only 32 percent slowdown in memory access time. • But the overhead is too high to maintain many page-tables
- In 64-bit Linux, it uses 4-level paging to page 48-bit address.

<u>┶╫╫┶╪┵╔╤</u>╫╘╪╝╔╤╝╢╷