**1.1.12** [2] <1.1> Personal computer delivering good performance to single users at low cost

**1.1.13** [2] <1.2> Program that translates statements in high-level language to assembly language

**1.1.14** [2] <1.2> Program that translates symbolic instructions to binary instructions

**1.1.15** [2] <1.2> High-level language for business data processing

**1.1.16** [2] <1.2> Binary language that the processor can understand

**1.1.17** [2] <1.2> Commands that the processors understand

**1.1.18** [2] <1.2> High-level language for scientific computation

**1.1.19** [2] <1.2> Symbolic representation of machine instructions

**1.1.20** [2] <1.2> Interface between user's program and hardware providing a variety of services and supervision functions

**1.1.21** [2] <1.2> Software/programs developed by the users

**1.1.22** [2] <1.2> Binary digit (value 0 or 1)

**1.1.23** [2] <1.2> Software layer between the application software and the hardware that includes the operating system and the compilers

**1.1.24** [2] <1.2> High-level language used to write application and system software

**1.1.25** [2] <1.2> Portable language composed of words and algebraic expressions that must be translated into assembly language before run in a computer

**1.1.26** [2] <1.2> 10<sup>12</sup> or 2<sup>40</sup> bytes

#### **Exercise 1.2**

Consider the different configurations shown in the table

		Resolution	Main Memory	Ethernet Network	
	Configuration		2 Gbytes		
<b>a.</b> 1 2	640 × 480		1 Gbit		
	2	$1280 \times 1024$	4 Gbytes	100 Mbit	
-		1024 × 768	2 Gbytes		
b.		2560 × 1600	4 Gbytes	1Gbit	
	2	2000 / 1000			

**1.2.1** [10] <1.3> For a color display using 8 bits for each of the primary colors (red, green, blue) per pixel, what should be the minimum size in bytes of the frame buffer to store a frame?

**1.2.2** [5] <1.3> How many frames could it store, assuming the memory contains no other information?

**1.2.3** [5] <1.3> If a 256 Kbytes file is sent through the Ethernet connection, how long it would take?

For problems below, use the information about access time for every type of memory in the following table.

	Cache	DRAM	Flash Memory	Magnetic Disk
a.	5 ns	50 ns	5 µs	5 ms
b.	7 ns	70 ns	15 µs	20 ms

**1.2.4** [5] <1.3> Find how long it takes to read a file from a DRAM if it takes 2 microseconds from the cache memory.

**1.2.5** [5] <1.3> Find how long it takes to read a file from a disk if it takes 2 microseconds from the cache memory.

**1.2.6** [5] <1.3> Find how long it takes to read a file from a flash memory if it takes 2 microseconds from the cache memory.

#### **Exercise 1.3**

Consider three different processors P1, P2, and P3 executing the same instruction set with the clock rates and CPIs given in the following table.

	Processor	Clock Rate	CPI
a.	P1	3 GHz	1.5
	P2 2.5 GHz		1.0
	P3	4 GHz	2.2
b.	P1	2 GHz	1.2
	P2	3 GHz	0.8
-	P3	4 GHz	2.0

**1.3.1** [5] <1.4> Which processor has the highest performance expressed in instructions per second?

**1.3.2** [10] <1.4> If the processors each execute a program in 10 seconds, find the number of cycles and the number of instructions.

# Chapter 1 Computer Abstractions and Technology

**1.3.3** [10] <1.4> We are trying to reduce the time by 30% but this leads to an increase of 20% in the CPI. What clock rate should we have to get this time

### reduction?

te the information in the following table.

olems below, use		No. Instructions	Time
cor	Clock Rate	No. Instruction	7 s
Processor		20.00E+09	15
P1	3 GHz	30.00E+09	10 s
	2.5 GHz		9 s
P2	4 GHz	90.00E+09	
P3	4 0112	20.00E+09	5 s
P1	2 GHz		8 5
P1 P2 P3	3 GHz	30.00E+09	
	June	25.00E+09	7 s
	4 GHz	20.001	

**1.3.4** [10] <1.4> Find the IPC (instructions per cycle) for each processor. **1.3.5** [5] <1.4> Find the clock rate for P2 that reduces its execution time to

that of P1.

**1.3.6** [5] <1.4> Find the number of instructions for P2 that reduces its execution

time to that of P3.

### Exercise 1.4

Consider two different implementations of the same instruction set architecture. There are four classes of instructions, A, B, C, and D. The clock rate and CPI of each implementation are given in the following table.

 F				CPI Class B	CPI Class C	CFTOIde
		<b>Clock Rate</b>	CPI Class A		3	3
		2.5 GHz	1	2		2
a.	P1	3 GHz	2	2	2	1
	P2		2	1.5	2	11
b.	P1	2.5 GHz	+	2	1	
	P2	3 GHz	-			

ODI CLASS D

**1.4.1** [10] <1.4> Given a program with  $10^6$  instructions divided into classes as follows: 10% class A, 20% class B, 50% class C, and 20% class D, which implemen-

tation is faster?

**1.4.2** [5] <1.4> What is the global CPI for each implementation?

**1.4.3** [5] <1.4> Find the clock cycles required in both cases.

The following table shows the number of instructions for a program.

Arith	Store	Load	Branch	Total
650	100	600	50	1400
750	250	500	500	2000

1.4.4 [5] <1.4> Assuming that arith instructions take 1 cycle, load and store 5 cycles, and branches 2 cycles, what is the execution time of the program in a 2 GHz processor?

**1.4.5** [5] <1.4> Find the CPI for the program.

**1.4.6** [10] <1.4> If the number of load instructions can be reduced by one half, what is the speedup and the CPI?

### Exercise 1.5

Consider two different implementations, P1 and P2, of the same instruction set. There are five classes of instructions (A, B, C, D, and E) in the instruction set. The clock rate and CPI of each class is given below.

		Clock Rate	CPI Class A	CPI Class B	CPI Class C	CPI Class D	СР
8.	P1	2.0 GHz	1	2	3	4	
	P2	4.0 GHz	2	2 ·	2	4	
b.	P1	2.0 GHz	1	1	2	3	
	P2	3.0 GHz	1	2	3	4	

**1.5.1** [5] <1.4> Assume that peak performance is defined as the fastest rate that a computer can execute any instruction sequence. What are the peak performances of P1 and P2 expressed in instructions per second?

1.5.2 [10] <1.4> If the number of instructions executed in a certain program is divided equally among the classes of instructions except for class A, which occurs twice as often as each of the others, which computer is faster? How much faster is it?

1.5.3 [10] <1.4> If the number of instructions executed in a certain program is divided equally among the classes of instructions except for class E, which occurs twice as often as each of the others, which computer is faster? How much faster is it?

The table below shows instruction-type breakdown for different programs. Using this data, you will be exploring the performance trade-offs for different changes made to an MIPS processor.

	No. Instructions				
			Store	Branch	Total
	Compute	Load		50	1450
Program1	600	600	200	200	1700
Program 2	900	500	100	1	

**1.5.4** [5] <1.4> Assuming that computes take 1 cycle, loads and store instructions take 10 cycles, and branches take 3 cycles, find the execution time on a 3 GHz MIPS

processor.

**1.5.5** [5] <1.4> Assuming that computes take 1 cycle, loads and store instructions take 2 cycles, and branches take 3 cycles, find the execution time on a 3 GHz MIPS

**1.5.6** [5] <1.4> Assuming that computes take 1 cycle, loads and store instructions take 2 cycles, and branches take 3 cycles, what is the speedup if the number of compute instruction can be reduced by one-half?

Exercise 1.6

Compilers can have a profound impact on the performance of an application on given a processor. This problem will explore the impact compilers have on execu-

tion time.

			Comp	
	Comp		No. Instructions	Execution Time
	No. Instructions	Execution Time	1.20E+09	1.8 s
8.	1.00E+09	1.8 s	1.20E+09	1.5 s
	1 00F+09	1.1 s		and the

**1.6.1** [5] <1.4> For the same program, two different compilers are used. The table above shows the execution time of the two different compiled programs. Find the average CPI for each program given that the processor has a clock cycle time of 1 ns.

**1.6.2** [5] <1.4> Assume the average CPIs found in 1.6.1, but that the compiled programs run on two different processors. If the execution times on the two processors are the same, how much faster is the clock of the processor running compiler A's code versus the clock of the processor running compiler B's code?

**1.6.3** [5] <1.4> A new compiler is developed that uses only 600 million instructions and has an average CPI of 1.1. What is the speedup of using this new compiler versus using Compiler A or B on the original processor of 1.6.1?

Consider two different implementations, P1 and P2, of the same instruction set There are five classes of instructions (A, B, C, D, and E) in the instruction set. Pl has a clock rate of 4 GHz, and P2 has a clock rate of 6 GHz. The average number of cycles for each instruction class for P1 and P2 are listed in the following table.

		<b>CPI Class A</b>	CPI Class B	CPI Class C	<b>CPI Class D</b>	CPI Class E
а.	P1	1	2	3	4	5
	P2	3	3	3	5	5
b.	P1	1	2	3	4	5
Γ	P2	2	2	2	2	6

**1.6.4** [5] <1.4> Assume that peak performance is defined as the fastest rate that a computer can execute any instruction sequence. What are the peak performances of P1 and P2 expressed in instructions per second?

**1.6.5** [5] <1.4> If the number of instructions executed in a certain program is divided equally among the five classes of instructions except for class A, which occurs twice as often as each of the others, how much faster is P2 than P1?

**1.6.6** [5] <1.4> At what frequency does P1 have the same performance of P2 for the instruction mix given in 1.6.5?

### Exercise 1.7

The following table shows the increase in clock rate and power of eight generations of Intel processors over 28 years.

Processor	Clock Rate	Power
80286 (1982)	12.5 MHz	3.3 W
80386 (1985)	16 MHz	4.1 W
80486 (1989)	25 MHz	4.9 W
Pentium (1993)	66 MHz	10.1 W
Pentium Pro (1997)	200 MHz	29.1 W
Pentium 4 Willamette (2001)	2 GHz	75.3 W
Pentium 4 Prescott (2004)	3.6 GHz	103 W
Core 2 Ketsfield (2007)	2.667 GHz	95 W

1.7.1 [5] <1.5> What is the geometric mean of the ratios between consecutive generations for both clock rate and power? (The geometric mean is described in Section 1.7.)

1.7.2 [5] <1.5> What is the largest relative change in clock rate and power between generations?

**1.7.3** [5] <1.5> How much larger is the clock rate and power of the last generation with respect to the first generation?

usider the following values for voltage in each generation.

Consider the lonowing term		
	Voltage	
Processor	5	
80286 (1982)	5	
80386 (1985)	5	
80486 (1989)	5	
Pentium (1993)	3.3	
Pentium Pro (1997)	1.75	
Pentium 4 Willamette (2001)	1.75	
Pentium 4 Prescott (2004)		
Core 2 Ketsfield (2007)	1.1	

1.7.4 [5] <1.5> Find the average capacitive loads, assuming a negligible static power consumption.

**1.7.5** [5] <1.5> Find the largest relative change in voltage between generations.

**1.7.6** [5] <1.5> Find the geometric mean of the voltage ratios in the generations since the Pentium.

### Exercise 1.8

Suppose we have developed new versions of a processor with the following char-

acteristic	S		Clock Rate
		Voltage	Clock Rate
	Version	4.7E.V	1.5 GHz
8.	Version 1	1.75 V	2 GHz
	Version 2	1.2 V	3 GHz
b.	Version 1	1.1 V	4 GHz
<b>D</b> .	Version 2	0.8 V	

**1.8.1** [5] < 1.5 > How much has the capacitive load varied between versions if the dynamic power has been reduced by 10%?

**1.8.2** [5] <1.5> How much has the dynamic power been reduced if the capacitive load does not change?

**1.8.3** [10] <1.5> Assuming that the capacitive load of version 2 is 80% the capacitive load of version 1, find the voltage for version 2 if the dynamic power of version 2 is reduced by 40% from version 1.

Suppose that the industry trends show that a new process generation varies as follows.

	Capacitance	Voltage	Clock Rate	Area
<b>a</b> .	1	1/21/2	1.15	1/21/2
b.	1	1/21/4	1.2	1/21/4

**1.8.4** [5] <1.5> Find the scaling factor for the dynamic power.

**1.8.5** [5] <1.5> Find the scaling of the capacitance per unit area unit.

1.8.6 [5] <1.5> Assuming a Core 2 processor with a clock rate of 2.667 GHz, a power consumption of 95 W, and a voltage of 1.1 V, find the voltage and clock rate of this processor for the next process generation.

### Exercise 1.9

Although the dynamic power is the primary source of power dissipation in CMOS, leakage current produces a static power dissipation  $V \times I_{leak}$ . The smaller the onchip dimensions, the more significant is the static power. Assume the figures shown in the following table for static and dynamic power dissipation for several generations of processors.

	Technology	Dynamic Power (W)	Static Power (W)	Voltage (V)
a.	180 nm	50	10	- 1.2
b.	70 nm	90	60	0.9

**1.9.1** [5] <1.5> Find the percentage of the total dissipated power comprised by static power.

**1.9.2** [5] <1.5> If the total dissipated power is reduced by 10% while maintaining the static to total power rate of problem 1.9.1, how much should the voltage be reduced to maintain the same leakage current?

**1.9.3** [5] <1.5> Determine the ratio of static power to dynamic power for each technology.

Consider now the dynamic power dissipation of different versions of a given processor for three different voltages given in the following table.

	1.2 V	1.0 V	0.8 V
a	75 W	60 W	35 W
b.	62 W	50 W	30 W

### Exercise 1.11

manufacturing data for various processors.

he fo	ollowing table sho	Cost per Wafer		
	Wafer Diameter	Dies per Wafer		12
	15 cm	84	0.020 defects/cm <sup>2</sup>	15
a. b.	20 cm	100	0.031 defects/cm <sup>2</sup>	

**1.11.1** [10] <1.7> Find the yield.

**1.11.2** [5] <1.7> Find the cost per die.

**1.11.3** [10] <1.7> If the number of dies per wafer is increased by 10% and the defects per area unit increases by 15%, find the die area and yield.

Suppose that, with the evolution of the electronic devices manufacturing technology, the yield varies as shown in the following table.

nology, the field			T3	14
	<b>T1</b>	12	0.92	0.95
Yield	0.85	0.89	0.32	

**1.11.4** [10] <1.7> Find the defects per area unit for each technology given a die area of 200 mm<sup>2</sup>.

**1.11.5** [5] <1.7> Represent graphically the variation of the yield together with

the variation of defects per unit area.

## Exercise 1.12

The following table shows results for SPEC CPU2006 benchmark programs

running on an AMD Barcelona.

1 47	U		Execution Time (seconds)	Reference Time (secolius)
	Name	Intr. Count $ imes$ 10 <sup>9</sup>		Reference Time (seconds) 9650
a.	bzip2	2389	750	10,490
h	go	1658	700	in the second second

**1.12.1** [5] <1.7> Find the CPI if the clock cycle time is 0.333 ns.

**1.12.2** [5] <1.7> Find the SPECratio.

**1.12.3** [5] <1.7> For these two benchmarks, find the geometric mean of the SPECratio.

#### The following table shows data for further benchmarks.

	Name	CPI	Clock Rate	SPECratio
<b>a</b> .	libquantum	1.61	4 GHz	19.8
b.	astar	1.79	4 GHz	9.1

**1.12.4** [5] <1.7> Find the increase in CPU time if the number of instructions of the benchmark is increased by 10% without affecting the CPI.

1.12.5 [5] <1.7> Find the increase in CPU time if the number of instructions of the benchmark is increased by 10% and the CPI is increased by 5%.

1.12.6 [5] <1.7> Find the change in the SPECratio for the change described in 1.12.5.

### Exercise 1.13

Suppose that we are developing a new version of the AMD Barcelona processor with a 4 GHz clock rate. We have added some additional instructions to the instruction set in such a way that the number of instructions has been reduced by 15% from the values shown for each benchmark in Exercise 1.12. The execution times obtained are shown in the following table.

	Name	Execution Time (seconds)	Reference Time (seconds)	SPECratio
8.	bzip2	700	9650	13.7
b.	go	620	10490	16.9

**1.13.1** [10] <1.8> Find the new CPI.

**1.13.2** [10] <1.8> In general, these CPI values are larger than those obtained in previous exercises for the same benchmarks. This is due mainly to the clock rate used in both cases, 3 GHz and 4 GHz. Determine whether the increase in the CPI is similar to that of the clock rate. If they are dissimilar, why?

**1.13.3** [5] <1.8> How much has the CPU time been reduced?

The following table shows data for further benchmarks.

	Name	Execution Time (seconds)	CPI	Clock Rate
<b>a</b> .	libquantum	960	1.61	3 GHz
b.	astar	690	1.79	3 GHz