


### **Procedure Calling**

- Calling program
  - place parameters in registers \$a0 \$a3
  - Transfer control to procedure
- Called procedure
  - Acquire storage for procedure, save values of required register in a stack \$sp
  - Perform procedure's operations, restore the values of registers that it used
  - Place result in register for caller \$v0 \$v1
  - Return to place of call by returning to instruction whose address is saved in \$ra

Chapter 1 — Computer Abstractions and Technology — 37

### **Register Usage**

- \$a0 \$a3: arguments (reg's 4 7)
- \$v0, \$v1: result values (reg's 2 and 3)
- \$t0 \$t9: temporaries
  - Can be overwritten by callee
- \$s0 \$s7: saved
  - Must be saved/restored by callee
- \$gp: global pointer for static data (reg 28)
- \$sp: stack pointer (reg 29)
- \$fp: frame pointer (reg 30)
- \$ra: return address (reg 31)



### **Procedure Call Instructions**

- Procedure call: jump and link jal ProcedureLabel
  - Jumps to target address
  - Address of following instruction put in \$ra
  - \$ra is called the return address
- Procedure return: jump register jr \$ra
  - Copies \$ra to program counter
  - Can also be used for computed jumps
    - e.g., for case/switch statements

### **Leaf Procedure Example**

- Procedures that do not call others are called leaf procedure.
- C code:

```
int leaf_example (int g, h, i, j)
{ int f;
    f = (g + h) - (i + j);
    return f;
}
```

- Arguments g, h, i, j in \$a0, \$a1, \$a2, \$a3
- f in \$s0 (hence, need to save \$s0 on stack)
- Result in \$v0

Chapter 1 — Computer Abstractions and Technology — 37

### **Leaf Procedure Example**

MIPS code for procedure:

<pre>leaf_example:</pre>				
addi	\$sp,	\$sp,	-4	
SW	\$s0,	0(\$sp	)	
add	\$t0,	\$a0,	\$a1	
add	\$t1,	\$a2,	\$a3	
sub	\$s0,	\$t0,	\$t1	
add	\$v0,	\$s0,	\$zero	
٦w	\$s0,	0(\$sp	)	
addi	\$sp,	\$sp,	4	
jr	\$ra			

Save \$s0 on stack

Procedure body

Result

Restore \$s0

Return

# **Leaf Procedure Example**

MIPS code for calling function:

```
main:
...
jal leaf_example
...
```

Chapter 1 — Computer Abstractions and Technology — 37

### **Non-Leaf Procedures**

- Procedures that call other procedures
- For nested call, caller needs to save on the stack:
  - Its return address
  - Any arguments and temporaries needed after the call
- Restore from the stack after the call

### **Non-Leaf Procedure Example**

```
C code:
```

```
int fact (int n)
{
  if (n < 1) return f;
  else return n * fact(n - 1);
}</pre>
```

- Argument n in \$a0
- Result in \$v0

Chapter 1 — Computer Abstractions and Technology — 37

### **Non-Leaf Procedure Example**

### MIPS code:

```
fact:
    addi $sp, $sp, -8 # adjust stack for 2 items

sw $ra, 4($sp) # save return address
         $a0, 0($sp)
                           # save argument
    slti $t0, $a0, 1
                         # $t0=1 if $a0 < 1 (n<1)
    beq $t0, $zero, L1 # jump to L1 if $t0=0(n>=1)
    addi $v0, $zero, 1 # if so, result is 1
    addi $sp, $sp, 8
                           # pop 2 items from stack*
    jr
         $ra
                           # and return
L1: addi $a0, $a0, -1
                           # else decrement n
    jal
         fact
                           # recursive call
         $a0, 0($sp)
                           # restore original n
         $ra, 4($sp)
                           # and return address
    addi $sp, $sp, 8
mul $v0, $a0, $v0
                            # pop 2 items from stack
                           # multiply to get result
                            # and return
         $ra
```


Note: \$a0 & \$ra do not change if n<1, so \$a0 & \$ra are not loaded before pop them

Chapter 1 — Computer Abstractions and Technology — 37

# **Register Summary**

- The following registers are preserved on call
  - \$s0-\$s7, \$gp, \$sp, \$fp, and \$ra

Register Number	Mnemonic Name	Conventional Use	Register Number	Mnemonic Name	Conventional Use
\$0	zero	Permanently 0	\$24,\$25	\$18,\$19	Temporary
\$1	\$at	Assembler Temporary (reserved)	\$26, \$27	\$k0,\$k1	Kernel (reserved for OS)
\$2,\$3	\$v0, \$v1	Value returned by a subroutine	\$28	\$gp	Global Pointer
\$4-\$7	\$a0-\$a3	Arguments to a subroutine	\$29	\$sp	Stack Pointer
\$8-\$15	\$t0-\$t7	Temporary (not preserved across a function call)	\$30	\$fp	Frame Pointer
\$16-\$23	\$s0-\$s7	Saved registers (preserved across a function call)	\$31	Sra	Return Address




### **Character Data**

- Byte-encoded character sets
  - ASCII: 128 characters
    - 95 graphic, 33 control
  - Latin-1: 256 characters
    - ASCII, +96 more graphic characters
- Unicode: 32-bit character set
  - Used in Java, C++ wide characters, ...
  - Most of the world's alphabets, plus symbols
  - UTF-8, UTF-16: variable-length encodings

Chapter 1 — Computer Abstractions and Technology — 37

### **ASCII Representation of Characters**



### **ASCII Characters**

- American Standard Code for Information Interchange (ASCII).
- Most computers use 8-bit to represent each character. (Java uses Unicode, which is 16-bit).
- Strings are combination of characters.
- How to load a byte?
  - Ib, Ibu, sb for byte (ASCII)
  - Ih, Ihu, sh for half-word instruction (Unicode)

Chapter 1 — Computer Abstractions and Technology — 37

### **Byte/Halfword Operations**

- Could use bitwise operations
- MIPS byte/halfword load/store
  - String processing is a common case

lb rt, offset(rs) lh rt, offset(rs)

Sign extend to 32 bits in rt

lbu rt, offset(rs) lhu rt, offset(rs)

Zero extend to 32 bits in rt

sb rt, offset(rs) sh rt, offset(rs)

Store just rightmost byte/halfword

### **String Copy Example**

- C code:
  - Null-terminated string
    void strcpy (char x[], char y[])
    { int i;
     i = 0;
     while ((x[i]=y[i])!='\0')
     i += 1;
    }
  - Addresses of x, y in \$a0, \$a1
  - i in \$s0

Chapter 1 — Computer Abstractions and Technology — 37

### **String Copy Example**

MIPS code:

### **32-bit Constants**

- Most constants are small
  - 16-bit immediate is sufficient
- For the occasional 32-bit constant
  - Use lui (load upper immediate)lui rt, constant
  - Copies 16-bit constant to left 16 bits of rt
  - Clears right 16 bits of rt to 0


 1hi
 \$s0, 61

 0000
 0000
 0111
 1101
 0000
 0000
 0000
 0000

ori \$s0, \$s0, 2304 0000 0000 0111 1101 0000 1001 0000 0000


Chapter 1 — Computer Abstractions and Technology — 37

# Translating and Starting a Program



### **Translation**

- Assembler (or compiler) translates program into machine instructions
- Linker produces an executable image
- Loader load from image file on disk into memory



### **SPIM Simulator**

- SPIM is a software simulator that runs assembly language programs
- SPIM is just MIPS spelled backwards
- SPIM can read and immediately execute assembly language files
- Two versions for different machines
  - Unix: xspim(used in lab), spim
  - PC/Mac: QtSpim
- Resources and Download
  - http://spimsimulator.sourceforge.net

# **System Calls in SPIM**

- SPIM provides a small set of system-like services through the system call (syscall) instruction.
- Format for system calls
  - Place value of input argument in \$a0
  - Place value of system-call-code in \$v0
  - syscall

Chapter 1 — Computer Abstractions and Technology — 37

# **System Calls**

Example: print a string


.data str: .asciiz "answer is:" .text

addi \$v0,\$zero,4 la \$a0, str #pseudoinstruction syscall

Service System Call Code Arguments		Result	
print_int	1	ta0 = integer	-
print_float	- 2	1112 = float	
print_double	3	sé12 = double	3
print_string	4	##0 = string	
read_int	5		integer (in avo)
read_float	. 6		float (in sec)
read_double	7		double (in ses)
read_string	8	sat = buffer, sat = length	
strk	9	sac - amount	address (in svc)
exit	10		,
print_character	11	2a0 - character	
read_character	12		character (in \$+0)
open	13	140 = filename,	file descriptor (in avo)
		ral = flags, ral = mode	
read	14	#40 = file descriptor,	bytes read (in 140)
		sal = buffer, sal = count	
write	15	$8 \pm 0$ = file descriptor,	bytes written (m 8+0)
		Isl = buffer, Sa2 = count	
close	16	Fail = file descriptor	0 (in #40)
exit2	17	sac = value	

# Reading

- Read Appendix B.9 for SPIM
- List of Pseudoinstruction can be found on page 281



### **ARM & MIPS Similarities**

- ARM: the most popular embedded core
- Similar basic set of instructions to MIPS

	ARM	MIPS
Date announced	1985	1985
Instruction size	32 bits	32 bits
Address space	32-bit flat	32-bit flat
Data alignment	Aligned	Aligned
Data addressing modes	9	3
Integer Registers	15 × 32-bit	31 × 32-bit
Input/output	Memory mapped	Memory mapped

Chapter 1 — Computer Abstractions and Technology — 37

### The Intel x86 ISA

- Evolution with backward compatibility
  - **8080 (1974): 8-bit microprocessor** 
    - Accumulator, plus 3 index-register pairs
  - 8086 (1978): 16-bit extension to 8080
    - Complex instruction set (CISC)
  - 8087 (1980): floating-point coprocessor
    - Adds FP instructions and register stack
  - 80286 (1982): 24-bit addresses, MMU
    - Segmented memory mapping and protection
  - 80386 (1985): 32-bit extension (now IA-32)
    - Additional addressing modes and operations
    - Paged memory mapping as well as segments

### The Intel x86 ISA

- Further evolution...
  - i486 (1989): pipelined, on-chip caches and FPU
    - Compatible competitors: AMD, Cyrix, ...
  - Pentium (1993): superscalar, 64-bit datapath
    - Later versions added MMX (Multi-Media eXtension) instructions
    - The infamous FDIV bug
  - Pentium Pro (1995), Pentium II (1997)
    - New microarchitecture (see Colwell, The Pentium Chronicles)
  - Pentium III (1999)
    - Added SSE (Streaming SIMD Extensions) and associated registers
  - Pentium 4 (2001)
    - New microarchitecture
    - Added SSE2 instructions

Chapter 1 — Computer Abstractions and Technology — 37

### The Intel x86 ISA

- And further...
  - AMD64 (2003): extended architecture to 64 bits
  - EM64T Extended Memory 64 Technology (2004)
    - AMD64 adopted by Intel (with refinements)
    - Added SSE3 instructions
  - Intel Core (2006)
    - Added SSE4 instructions, virtual machine support
  - AMD64 (announced 2007): SSE5 instructions
    - Intel declined to follow, instead...
  - Advanced Vector Extension (announced 2008)
    - Longer SSE registers, more instructions
- If Intel didn't extend with compatibility, its competitors would!
  - Technical elegance ≠ market success

## **Concluding Remarks**

- Design principles
  - 1. Simplicity favors regularity
  - 2. Smaller is faster
  - 3. Make the common case fast
  - 4. Good design demands good compromises
- Layers of software/hardware
  - Compiler, assembler, hardware
- MIPS: typical of RISC ISAs
  - c.f. x86

Chapter 1 — Computer Abstractions and Technology — 37

# **Concluding Remarks**

- Measure MIPS instruction executions in benchmark programs
  - Consider making the common case fast
  - Consider compromises

Instruction class	MIPS examples	SPEC2006 Int	SPEC2006 FP
Arithmetic	add, sub, addi	16%	48%
Data transfer	lw, sw, lb, lbu, lh, lhu, sb, lui	35%	36%
Logical	and, or, nor, andi, ori, sll, srl	12%	4%
Cond. Branch	beq, bne, slt, slti, sltiu	34%	8%
Jump	j, jr, jal	2%	0%

# **Acknowledgement**

 The slides are adapted from Computer Organization and Design, 4<sup>th</sup> Edition, by David A. Patterson and John L. Hennessy, 2008, published by MK (Elsevier)