1







<ul> <li>\$a0 - \$a3: arguments (reg' s 4 - 7)</li> <li>\$v0, \$v1: result values (reg' s 2 and 3)</li> <li>\$t0 - \$t9: temporaries <ul> <li>Can be overwritten by callee</li> </ul> </li> <li>\$s0 - \$s7: saved <ul> <li>Must be saved/restored by callee</li> </ul> </li> <li>\$gp: global pointer for static data (reg 28)</li> <li>\$sp: stack pointer (reg 29)</li> <li>\$fp: frame pointer (reg 30)</li> <li>\$ra: return address (reg 31)</li> </ul>

Chapter 1 — Computer Abstractions and Technology — 37







-											
	MIPS C	ode to	r proc	edure:							
	leaf_ex	kample	e:								
	addi	\$sp.	\$sp.	-4							
	SW	\$s0.	0(\$si	))	Save \$s0 on stack						
	add	\$t0.	\$a0.	\$a1							
	add	\$t1.	\$a2.	\$a3	Procedure body						
	sub	\$s0.	\$t0.	\$t1							
	add	\$v0,	\$s0,	\$zero	Result						
	٦w	\$s0,	0(\$s	ວ)							
	addi	\$sp,	\$sp,	4	Kestore \$SU						
	jr	\$ra	I <i>ź</i>		Return						
					J						





	Non-Leaf Procedure Example					
•	MIPS code:					
	fact:					
	addi \$sp, \$sp, -8	<pre># adjust stack for 2 items</pre>				
	sw \$ra, 4(\$sp)	<pre># save return address</pre>				
	sw \$a0, 0(\$sp)	<pre># save argument</pre>				
	slti \$t0, \$a0, 1	<pre># \$t0=1 if \$a0 &lt; 1 (n&lt;1)</pre>				
	beq \$t0, \$zero, L1	<pre># jump to L1 if \$t0=0(n&gt;=1)</pre>				
	addi \$v0, \$zero, 1	<pre># if so, result is 1</pre>				
	addi \$sp, \$sp, 8	<pre># pop 2 items from stack*</pre>				
	jr \$ra	# and return				
	L1: addi \$a0, \$a0, -1	<pre># else decrement n</pre>				
	jal fact	# recursive call				
	lw \$a0, 0(\$sp)	<pre># restore original n</pre>				
	lw \$ra, 4(\$sp)	# and return address				
	addi \$sp, \$sp, 8	<pre># pop 2 items from stack</pre>				
	mul \$v0, \$a0, \$v0	<pre># multiply to get result</pre>				
	jr \$ra	# and return				
Note: \$a	Note: \$a0 & \$ra do not change if n<1, so \$a0 & \$ra are not loaded before pop them Chapter 1 — Computer Abstractions and Technology — 3					

F	Register Summary						
<ul> <li>The following registers are preserved on call</li> <li>\$s0-\$s7, \$gp, \$sp, \$fp, and \$ra</li> </ul>							
Register Number	Mnemonic Name	Conventional Use	Register Number	Mnemonic Name	Conventional Use		
\$0	zero	Permanently 0	\$24,\$25	\$18, \$19	Temporary		
\$1	Sat	Assembler Temporary (reserved)	\$26, \$27	SkO. Sk1	Kernel (reserved for OS)		
\$2,\$3	\$v0,\$v1	Value returned by a subroutine	\$28	Sgp	Global Pointer		
\$4-\$7	\$40-\$43	Arguments to a subroutine	\$29	\$sp	Stack Pointer		
\$8-\$15	\$10-\$17	Temporary (not preserved across a function call)	\$30	\$fp	Frame Pointer		
\$16-\$23	\$10-\$17	Saved registers (preserved across a function call)	\$31	Sra	Return Address		







### **ASCII Characters**

- American Standard Code for Information Interchange (ASCII).
- Most computers use 8-bit to represent each character. (Java uses Unicode, which is 16-bit).
- Strings are combination of characters.
- How to load a byte?
  - Ib, Ibu, sb for byte (ASCII)
  - Ih, Ihu, sh for half-word instruction (Unicode)

Chapter 1 — Computer Abstractions and Technology — 37

## Byte/Halfword Operations Could use bitwise operations MIPS byte/halfword load/store String processing is a common case rt, offset(rs) Sign extend to 32 bits in rt Ibu rt, offset(rs) Ihu rt, offset(rs) Zero extend to 32 bits in rt sb rt, offset(rs) sh rt, offset(rs) Store just rightmost byte/halfword

Chapter 1 — Computer Abstractions and Technology — 37

String Copy Example
• C code:
• Null-terminated string
void strcpy (char x[], char y[])
{ int i;
 i = 0;
 while ((x[i]=y[i])!='\0')
 i += 1;
}
• Addresses of x, y in \$a0, \$a1
• i in \$s0

3	String Copy Example							
	MI	PS c	ode:					
	stro	cpy:						
		addi	\$sp,	\$sp, -4	#	adjust stack for 1 item		
		SW	\$s0,	0(\$sp)	#	save \$s0		
		add	\$s0,	<pre>\$zero, \$zero</pre>	#	i = 0		
	L1:	add	\$t1,	\$s0, \$a1	#	addr of y[i] in \$t1		
		1bu	\$t2,	0(\$t1)	#	\$t2 = y[i]		
		add	\$t3,	\$s0, \$a0	#	addr of x[i] in \$t3		
		sb	\$t2,	0(\$t3)	#	x[i] = y[i]		
		beq	\$t2,	\$zero, L2	#	exit loop if y[i] == 0		
		addi	\$s0,	\$s0, 1	#	i = i + 1		
		j	L1		#	next iteration of loop		
	L2:	1w	\$s0,	0(\$sp)	#	restore saved \$s0		
		addi	\$sp,	\$sp, 4	#	pop 1 item from stack		
		јr	\$ra		#	and return		

### 5













### System Calls in SPIM

- SPIM provides a small set of system-like services through the system call (syscall) instruction.
- Format for system calls
  - Place value of input argument in \$a0
  - Place value of system-call-code in \$v0

Chapter 1 — Computer Abstractions and Technology — 37

syscall

### System Calls

Example: print a string .data str: .asciiz "answer is:" .text addi \$v0,\$zero,4 la \$a0, str #pseudoinstruction syscall

Service	System Call Code	Arguments	Krush
prist jat	1	tat = integer	1
print_float	2	1911 × Book	
print_double	3	erss - deable	
petos string	4.5	(4) = string	S
read_int		Personal State	integer (its avri)
read_float	6		Boat (in 1(1)
mat_double			double-lis arco
read string		tet = buffer, tet = length	
slek		(a) = menul	alderes (in cet)
ettit	10		
pist_classes		pat + character	Second Second
real_character	12		shaekter (bi xi+c)
ope	13	(a) = filozatsi,	file descriptor (in 2+0
		(c) = flags, (u) + mode	Same and
rist .	14	147 + file descriptur.	System inead (36 Prof.)
		is1 = buffire, is1 = count	
traile.	15	(a) = file description,	hytes weiting (as included)
Sa 38	1	tel = buffer, tel = conat	George -
close	16	tu) = file descriptor	0(04.4+0)
+612	1.15	1+2-value	1

### Reading

- Read Appendix B.9 for SPIM
- List of Pseudoinstruction can be found on page 281

Chapter 1 — Computer Abstractions and Technology — 37

ARM & MIPS	Similari	ties			
<ul> <li>ARM: the most popular embedded core</li> <li>Similar basic set of instructions to MIPS</li> </ul>					
	ARM	MIPS			
Date announced	1985	1985			
Instruction size	32 bits	32 bits			
Address space	32-bit flat	32-bit flat			
Data alignment	Aligned	Aligned			
Data addressing modes	9	3			
Integer Registers	15 × 32-bit	31 × 32-bit			
Input/output	Memory mapped	Memory mapped			

Chapter 1 — Computer Abstractions and Technology — 37









# Concluding Remarks Design principles Simplicity favors regularity Smaller is faster Make the common case fast Good design demands good compromises Layers of software/hardware Compiler, assembler, hardware MIPS: typical of RISC ISAs c.f. x86

### **Concluding Remarks**

- Measure MIPS instruction executions in benchmark programs
  - Consider making the common case fast
  - Consider compromises

Instruction class	MIPS examples	SPEC2006 Int	SPEC2006 FP		
Arithmetic	add, sub, addi	16%	48%		
Data transfer	lw, sw, lb, lbu, lh, lhu, sb, lui	35%	36%		
Logical	and, or, nor, andi, ori, sll, srl	12%	4%		
Cond. Branch	beq, bne, slt, slti, sltiu	34%	8%		
Jump	Jump j, jr, jal		0%		
Charter 1 Computer Abstractions and Technology 27					

## Acknowledgement

 The slides are adapted from Computer Organization and Design, 4<sup>th</sup> Edition, by David A. Patterson and John L. Hennessy, 2008, published by MK (Elsevier)

Chapter 1 — Computer Abstractions and Technology — 37