Differences

This shows you the differences between two versions of the page.

--- assignments:a2 [2013/09/09 15:35] – magiero
+++ assignments:a2 [2013/10/08 03:15] (current) – magiero
@@ Line 1: / Line 1: @@
 ====== Assignment 2 ======
-TBD
+Due Wed. Oct. 16 at end of class.
+Hand in Questions: 1, 4, 5, 10, 18, 21
+  - **2.39 state the cost for both SOP and POS (assume true and false of input variables are free)**
+  - 2.45*
+  - 2.48*
+  - **2.49**
+  - **Show the transistor-level CMOS circuit schematic (NOT the gate schematic) implementing a 3-input AND gate (AND3).**
+  - 2.53
+  - 2.54*
+  - 2.55
+  - 2.56*
+  - **2.57**
+  - Write valid Verilog code for an 8:1 multiplexer "mod8" with inputs x[7:0] and output y.
+  - 2.69
+  - 2.74
+  - 3.1*
+  - 3.2*
+  - 3.3*
+  - 3.4*
+  - **3.5**
+  - 3.11*
+  - 3.13*
+  - **3.14**