

MK HORGAN KAUFMANN

COMPUTER ORGANIZATION AND DESIGN
The Hardware/Software Interface

5th Edition

Chapter 3

Arithmetic for Computers


Boolean Algebra

- Boolean algebra is the basic math used in digital circuits and computers.
- A Boolean variable takes on only 2 values: {0,1} , {T,F}, {Yes, No}, etc.
- There are 3 fundamental Boolean operations:
 - AND, OR, NOT

MK Chapter 3 — Arithmetic for Computers — 2

Fundamental Boolean Operations


AND



$Z = A \cdot B \text{ (AB)}$

A	B	Z
0	0	0
0	1	0
1	0	0
1	1	1


OR



$Z = A + B$

A	B	Z
0	0	0
0	1	1
1	0	1
1	1	1

NOT



$Z = \bar{A}$

A	Z
0	1
1	0

MK Chapter 3 — Arithmetic for Computers — 3

Boolean Algebra

- A *truth table* specifies output signal logic values for every possible combination of input signal logic values
- In evaluating Boolean expressions, the *Operation Hierarchy* is: 1) NOT 2) AND 3) OR. Order can be superseded using (...)
- Example: $A=T, B=F, C=T, D=T$
 - What is the value of $Z = (\bar{A} + B) \cdot (C + \bar{B} \cdot D)$?

$$Z = (\bar{T} + F) \cdot (T + \bar{F} \cdot T) = (F + F) \cdot (T + F \cdot T) = F \cdot (T + F \cdot T) = F$$

MK Chapter 3 — Arithmetic for Computers — 4

Deriving Logic Expressions From Truth Tables

Light must be ON when both switches A and B are OFF, or when both of them are ON.

SW. A — Logic Function — Z (light)
SW. B

Truth Table:

A	B	Z
0	0	1
0	1	0
1	0	0
1	1	1

- What is the Boolean expression for Z?

$$Z = \bar{A} \cdot \bar{B} + A \cdot B$$

MK Chapter 3 — Arithmetic for Computers — 5

Minterms and Maxterms

- Minterms
 - AND term of all input variables
 - For variables with value 0, apply complements
- Maxterms
 - OR factor with all input variables
 - For variables with value 1, apply complements

A	B	Z	Minterms	Maxterms
0	0	1	$\bar{A} \cdot \bar{B}$	$A + B$
0	1	0	$\bar{A} \cdot B$	$A + \bar{B}$
1	0	0	$A \cdot \bar{B}$	$\bar{A} + B$
1	1	1	AB	$\bar{A} + \bar{B}$

MK Chapter 3 — Arithmetic for Computers — 6

Minterms and Maxterms

- A function with n variables has 2^n minterms (and Maxterms) – exactly equal to the number of rows in truth table
- Each minterm is true for exactly one combination of inputs
- Each Maxterm is false for exactly one combination of inputs

A	B	Z	Minterms	Maxterms
0	0	1	$\bar{A}\bar{B}$	$A+B$
0	1	0	$\bar{A}B$	$A+\bar{B}$
1	0	0	$A\bar{B}$	$\bar{A}+B$
1	1	1	AB	$\bar{A}+\bar{B}$

Chapter 3 — Arithmetic for Computers — 7

Equivalent Logic Expressions

- Two equivalent logic expressions can be derived from Truth Tables:
 - Sum-of-Products (SOP)** expressions:
 - Several AND terms OR'd together, e.g.
$$A\bar{B}\bar{C} + \bar{A}\bar{B}C + ABC$$
 - Product-of-Sum (POS)** expressions:
 - Several OR terms AND'd together, e.g.
$$(A + B + C)(A + \bar{B} + C)$$

Chapter 3 — Arithmetic for Computers — 8

Rules for Deriving SOP Expressions

- Find each row in TT for which output is 1 (rows 1 & 4)
- For those rows write a **minterm** of all input variables.
- OR together all **minterms** found in (2): Such an expression is called a **Canonical SOP**

A	B	Z	Minterms	Maxterms
0	0	1	$\bar{A}\bar{B}$	$A+B$
0	1	0	$\bar{A}B$	$A+\bar{B}$
1	0	0	$A\bar{B}$	$\bar{A}+B$
1	1	1	AB	$\bar{A}+\bar{B}$

$Z = \bar{A}\bar{B} + AB$

Chapter 3 — Arithmetic for Computers — 9

Rules for Deriving POS Expressions

- Find each row in TT for which output is 0 (rows 2 & 3)
- For those rows write a **maxterm**
- AND together all **maxterm** found in (2): Such an expression is called a **Canonical POS**.

A	B	Z	Minterms	Maxterms
0	0	1	$\bar{A}\bar{B}$	$A+B$
0	1	0	$\bar{A}B$	$A+\bar{B}$
1	0	0	$A\bar{B}$	$\bar{A}+B$
1	1	1	AB	$\bar{A}+\bar{B}$

$Z = (A+\bar{B})(\bar{A}+B)$

Chapter 3 — Arithmetic for Computers — 10

CSOP and CPOS

- Canonical SOP: $Z = \bar{A}\bar{B} + AB$
- Canonical POS: $Z = (A + \bar{B})(\bar{A} + B)$
- Since they represent the same truth table, they should be identical

Verify that $Z = \bar{A}\bar{B} + AB \equiv (A + \bar{B})(\bar{A} + B)$

- CPOS and CSOP expressions for the same TT are logically equivalent. Both represent the same information.

Chapter 3 — Arithmetic for Computers — 11

Activity 1

Derive SOP and POS expressions for the following TT.

A	B	Carry
0	0	0
0	1	0
1	0	0
1	1	1

Chapter 3 — Arithmetic for Computers — 12

Boolean Identities

- Useful for simplifying logic equations.

(a)	(b)
$\overline{\overline{A}} = A$	$\overline{\overline{A}} = A$
$A + \text{false} = A \quad (A + 0 = A)$	$A \cdot \text{true} = A \quad (A \cdot 1 = A)$
$A + \text{true} = \text{true} \quad (A + 1 = 1)$	$A \cdot \text{false} = \text{false} \quad (A \cdot 0 = 0)$
$A + \overline{A} = 1$	$A \cdot \overline{A} = 0$
$A + A = A$	$A \cdot A = A$
$A + \overline{A} = \text{true} \quad (A + \overline{A} = 1)$	$A \cdot \overline{A} = \text{false} \quad (A \cdot \overline{A} = 0)$
$A + B = B + A$	$A \cdot B = B \cdot A$
$A + B + C = (A + B) + C = A + (B + C)$	$A \cdot B \cdot C = (A \cdot B) \cdot C = A \cdot (B \cdot C)$
$A \cdot (B + C) = A \cdot B + A \cdot C$	$A + B \cdot C = (A + B)(A + C)$
$\overline{A + B} = \overline{A} \cdot \overline{B}$	$\overline{A \cdot B} = \overline{A} + \overline{B}$
$A \cdot B + A \cdot \overline{B} = A$	$(A + B)(A + \overline{B}) = A$
$A + A \cdot B = A$	$A(A + B) = A$
$A \cdot (A + B) = A \cdot B$	$A \cdot \overline{A + B} = A \cdot \overline{B}$
$A \cdot B + \overline{A} \cdot B = B$	$(A + B)(\overline{A} + B) = B$
$A \cdot B + \overline{A} \cdot \overline{B} = \overline{A + B}$	$(A + B)(\overline{A} + \overline{B}) = \overline{A + B}$

↔ Duals ↔

13

Boolean Identities

- The right side is the dual of the left side
 - Duals formed by replacing
 - AND \rightarrow OR
 - OR \rightarrow AND
 - 0 \rightarrow 1
 - 1 \rightarrow 0
 - The dual of any true statement in Boolean algebra is also a true statement.

Chapter 3 — Arithmetic for Computers — 14

Boolean Identities

- DeMorgan's laws very useful: 9a and 9b

$$\overline{A + B} = \overline{A} \cdot \overline{B}$$

NOR gate \equiv Alt gate rep.

$$\overline{A \cdot B} = \overline{A} + \overline{B}$$

NAND gate \equiv Alt gate rep.

Chapter 3 — Arithmetic for Computers — 15

Activity 2

Proofs of some Identities:

12b: $A + \overline{A}B = A + B$

13a: $AB + \overline{A}C + BC = AB + \overline{A}C$

Chapter 3 — Arithmetic for Computers — 16

Simplifying Logic Equations – Why?

(a) Canonical sum-of-products
 $F = AB + \overline{A}B + A\overline{B}$

(b) Minimal-cost realization
 $F = \overline{A} + B$

Chapter 3 — Arithmetic for Computers — 17

Simplifying Logic Equations

- Simplifying logic expressions can lead to using smaller number of gates (parts) to implement the logic expression
- Can be done using
 - Boolean Identities (algebraic)
 - Karnaugh Maps (graphical)
- A *minimum SOP* (MSOP) expression is one that has no more AND terms or variables than any other equivalent SOP expression.
- A *minimum POS* (MPOS) expression is one that has no more OR factors or variables than any other equivalent POS expression.
- There may be several MSOPs of an expression

Chapter 3 — Arithmetic for Computers — 18

Example of Using Boolean Identities

- Find an MSOP for

$$\begin{aligned}
 F &= \overline{X}W + Y + \overline{Z}(Y + \overline{X}W) \\
 &= \overline{X}W + Y + \overline{Z}Y + \overline{Z}\overline{X}W \\
 &= \overline{X}W(1 + \overline{Z}) + Y(1 + \overline{Z}) \\
 &= \overline{X}W + Y
 \end{aligned}$$

Morgan Kaufmann Publishers Chapter 3 — Arithmetic for Computers — 19

Activity 3

- Find an MSOP for

$$\begin{aligned}
 F &= \overline{W}XY\overline{Z} + WXY\overline{Z} + W\overline{X}YZ \\
 &= XYZ(W + \overline{W}) + WXY(\overline{Z} + Z) \\
 &= XYZ(1) + WXY(1) \\
 &= XYZ + WXY \\
 &= XY(Z + W)
 \end{aligned}$$

Morgan Kaufmann Publishers Chapter 3 — Arithmetic for Computers — 20

Digital Circuit Classification

- Combinational circuits
 - Output depends only solely on the current combination of circuit inputs
 - Same set of input will always produce the same outputs
 - Consists of AND, OR, NOR, NAND, and NOT gates
- Sequential circuits
 - Output depends on the current inputs and state of the circuit (or past sequence of inputs)
 - Memory elements such as flip-flops and registers are required to store the "state"
 - Same set of input can produce completely different outputs

Morgan Kaufmann Publishers Chapter 3 — Arithmetic for Computers — 21

Multiplexer

- A multiplexer (MUX) selects data from one of N inputs and directs it to a single output, just like a railyard switch
 - 4-input Mux needs 2 select lines to indicate which input to route through
 - N -input Mux needs $\log_2(N)$ selection lines

Morgan Kaufmann Publishers Chapter 3 — Arithmetic for Computers — 22

Multiplexer (2)

- An example of 4-input Mux

S_1	S_0	Z
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3

Truth Table

Morgan Kaufmann Publishers Chapter 3 — Arithmetic for Computers — 23

Decoder

- A decoder is a circuit element that will decode an N -bit code.
- It activates an appropriate output line as a function of the applied N -bit input code

A_2	A_1	A_0	Z_0	Z_1	Z_2	Z_3	Z_4	Z_5	Z_6	Z_7
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1

Truth Table

Morgan Kaufmann Publishers Chapter 3 — Arithmetic for Computers — 24

Why Bit Storage ?

- Flight attendant call button
 - Press call: light turns on
 - Stays on** after button released
 - Press cancel: light turns off
 - Logic gate circuit to implement this?
 - Call
 - Cancel
 - Q

Doesn't work. $Q=1$ when $Call=1$, but doesn't stay 1 when $Call$ returns to 0
 Need some form of "memory" in the circuit

1. Call button pressed - light turns on

2. Call button released - light stays on

3. Cancel button pressed - light turns off

Chapter 3 — Arithmetic for Computers — 25

Bit Storage Using SR Latch

- Simplest memory elements are Latch and Flip-Flops
- SR (set-reset) latch is an **un-clocked** latch
 - Output $Q=1$ when $S=1, R=0$ (set condition)
 - Output $Q=0$ when $S=0, R=1$ (reset condition)
 - Problem - Q is undefined if $S=1$ and $R=1$

Chapter 3 — Arithmetic for Computers — 26

Clocks

- Clock period:** time interval between pulses
 - example: period = 20 ns
- Clock frequency:** 1/period
 - example: frequency = $1 / 20 \text{ ns} = 50 \text{ MHz}$
- Edge-triggered clocking:** all state changes occur on a clock edge.

Freq	Period
100 GHz	0.01 ns
10 GHz	0.1 ns
1 GHz	1 ns
100 MHz	10 ns
10 MHz	100 ns

Chapter 3 — Arithmetic for Computers — 27

Clock and Change of State

- Clock controls when the state of a memory element changes
- Edge-triggered clocking:** all state changes occur on a clock edge.

Chapter 3 — Arithmetic for Computers — 28

Clock Edge Triggered Bit Storage

- Flip-flop** - Bit storage that stores on clock edge, not level
- D Flip-flop
 - Two latches, master and slave latches.
 - Output of the first goes to input of second, slave latch has inverted clock signal (falling-edge trigger)

Chapter 3 — Arithmetic for Computers — 29

Setup and Hold Time

- Setup time**
 - The minimum amount of time the data signal should be held steady before the clock edge arrives.
- Hold time**
 - The minimum amount of time the data signal should be held steady after the clock edge.

Chapter 3 — Arithmetic for Computers — 30

N-Bit Register

- Cascade N number of D flip-flops to form a N -bit register
- An example of 8-bit register formed by 8 edge-triggered D flip-flops

Chapter 3 — Arithmetic for Computers — 31

Half Adders

- Need to add *bits* {0,1} of A_i and B_i
- Associate
 - binary bit 0 \leftrightarrow logic value F (0) $A: A_n \dots A_{i+1} A_i \dots A_0$
 - binary bit 1 \leftrightarrow logic value T (1) $B: B_n \dots B_{i+1} B_i \dots B_0$
- This leads to the following truth table

A_i	B_i	Sum_i	$Carry_{i+1}$
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

$$SUM_i = \bar{A}_i B_i + A_i \bar{B}_i = A_i \oplus B_i$$

$$CARRY_{i+1} = A_i B_i$$

Chapter 3 — Arithmetic for Computers — 32

Half Adder Circuit

$$SUM_i = \bar{A}_i B_i + A_i \bar{B}_i = A_i \oplus B_i$$

$$CARRY_{i+1} = A_i B_i$$

Chapter 3 — Arithmetic for Computers — 33

Half Adder Limitations

- Half adder circuits do not suffice for general addition because they do not include the carry bit from the previous stage of addition, e.g.

Carry	0	1	1	0
A	0	1	1	0
B	0	0	1	1
SUM	1	0	0	1

Chapter 3 — Arithmetic for Computers — 34

Full Adders (1-Bit ALU)

- Full adders can use the carry bit from the previous stage of addition

A_i	B_i	C_i	S_i	C_{i+1}
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Chapter 3 — Arithmetic for Computers — 35

Full Adder Logic Expressions

Sum

$$SUM = \bar{A}_i \bar{B}_i C_i + \bar{A}_i B_i \bar{C}_i + A_i \bar{B}_i \bar{C}_i + A_i B_i C_i$$

$$= \bar{A}_i (\bar{B}_i C_i + B_i \bar{C}_i) + A_i (\bar{B}_i \bar{C}_i + B_i C_i)$$

$$= A_i (B_i \oplus C_i) + A_i (B_i \oplus C_i)$$

$$= A_i \oplus B_i \oplus C_i$$

Carry

$$C_{i+1} = A_i B_i + A_i \bar{B}_i C_i + \bar{A}_i B_i C_i$$

$$= A_i B_i + C_i (A_i \bar{B}_i + \bar{A}_i B_i)$$

$$= A_i B_i + C_i (A_i \oplus B_i)$$

Chapter 3 — Arithmetic for Computers — 36

Full Adder Circuit

$SUM = (A_i \oplus B_i) \oplus C_i$ $C_{i+1} = A_i B_i + C_i (A_i \oplus B_i)$

Note: A full adder adds 3 bits. Can also consider as first adding first two and then the result with the carry

Chapter 3 — Arithmetic for Computers — 37

Enhancement to 1-bit Adder(1)

- 1-bit ALU with AND, OR, and addition
 - Supplemented with AND and OR gates
 - A multiplexer controls which gate is connected to the output

Operation	Result
00	AND
01	OR
10	Addition

Chapter 3 — Arithmetic for Computers — 38

Enhancement to 1-bit Adder(2)

- 1-bit ALU for subtraction
 - Subtraction is performed using 2's complement, i.e.

$$a - b = a + \bar{b} + 1$$

Binvert	Carryin	Operation	Result
0	0	00	AND
0	0	01	OR
0	0	10	Addition
1	1	10	Subtraction

Chapter 3 — Arithmetic for Computers — 39

Enhancement to 1-bit Adder(3)

- 1-bit ALU for NOR operation
- A MIPS ALU also needs a NOR function

$$\overline{(a + b)} = a \circ b$$

Ainvert	Binvert	Carryin	Operation	Result
0	0	0	00	AND
1	1	0	00	NOR
0	0	0	01	OR
0	0	0	10	Addition
0	1	1	10	Subtraction

Chapter 3 — Arithmetic for Computers — 40

Enhancement to 1-bit Adder(4)

- 1-bit ALU for SLT operations
- slt \$s1, \$s2, \$s3
 - If (\$s2 < \$s3), \$s1=1, else \$s1=0
- adding one input less
 - if (a < b), set less to 1 or if (a-b) < 0, set less to 1
 - If the result of subtraction is negative, set less to 1
- How to determine if the result is negative?

Chapter 3 — Arithmetic for Computers — 41

Enhancement to 1-bit Adder(5)

- How to determine if the result is negative?
 - Negative \Rightarrow Sign bit value=1
- Create a new output "Set" direct output from the adder and use only for slt
- An overflow detection is included for the most significant bit ALU

Chapter 3 — Arithmetic for Computers — 42

N-Bit Adders (Ripple Carry)

Chapter 3 — Arithmetic for Computers — 43

Ripple Carry Adders

- 4 FA's cascaded to form a 4-bit adder
- In general, N -FA's can be used to form a N -bit adder
- Carry bits have to propagate from one stage to the next. Inherent propagation delays associated with this
- Output of each FA is therefore not stable until the carry-in from the previous stage is calculated

Chapter 3 — Arithmetic for Computers — 44

32-Bit ALU

- OR and INV gates are added to support conditional branch instruction, i.e. test the result of $a-b$ if the result is 0.

ALU control lines	Function
0000	AND
0001	OR
0010	add
0110	subtract
0111	set on less than
1100	NOR

Chapter 3 — Arithmetic for Computers — 45

32-Bit ALU

- The symbol commonly used to represent an ALU
- This symbol is also used to represent an adder, so it is normally labeled either with ALU or Adder

Chapter 3 — Arithmetic for Computers — 46

Arithmetic for Computers

- Operations on integers
 - Addition and subtraction
 - Multiplication and division
 - Dealing with overflow
- Floating-point real numbers
 - Representation and operations

Chapter 3 — Arithmetic for Computers — 47

Integer Addition

- Example: $7 + 6$

- Overflow if result out of range
 - Adding +ve and -ve operands, no overflow
 - Adding two +ve operands
 - Overflow if result sign is 1
 - Adding two -ve operands
 - Overflow if result sign is 0

Chapter 3 — Arithmetic for Computers — 48

Integer Subtraction

- Add negation of second operand
- Example: $7 - 6 = 7 + (-6)$

```

+7:  0000 0000 ... 0000 0111
-6:  1111 1111 ... 1111 1010
+1:  0000 0000 ... 0000 0001
    
```
- Overflow if result out of range
 - Subtracting two +ve or two -ve operands, no overflow
 - Subtracting +ve from -ve operand
 - Overflow if result sign is 0
 - Subtracting -ve from +ve operand
 - Overflow if result sign is 1

Chapter 3 — Arithmetic for Computers — 49

Dealing with Overflow

- Some languages (e.g., C) ignore overflow
 - Use MIPS addu, addui, subu instructions
- Other languages (e.g., Ada, Fortran) require raising an exception/interrupt
 - Use MIPS add, addi, sub instructions
 - On overflow, invoke exception/interrupt handler
 - Save PC in exception program counter (EPC) register
 - Jump to predefined handler address
 - mFco (move from coprocessor reg) instruction can retrieve EPC value, to return after corrective action

Chapter 3 — Arithmetic for Computers — 50

Multiplication

- Start with long-multiplication approach

Chapter 3 — Arithmetic for Computers — 51

Multiplication Hardware

Chapter 3 — Arithmetic for Computers — 52

Multiplication Hardware (2)

Iteration	Step	Multiplier	Multiplicand	Product
0	Initial values	0011	0000 0010	0000 0000
1	1a: 1 ⇒ Prod = Prod + Mcand	0011	0000 0010	0000 0010
	2: Shift left Multiplicand	0011	0000 0100	0000 0010
	3: Shift right Multiplier	0001	0000 0100	0000 0010
2	1a: 1 ⇒ Prod = Prod + Mcand	0001	0000 0100	0000 0110
	2: Shift left Multiplicand	0001	0000 1000	0000 0110
	3: Shift right Multiplier	0000	0000 1000	0000 0110
3	1: 0 ⇒ No operation	0000	0000 1000	0000 0110
	2: Shift left Multiplicand	0000	0001 0000	0000 0110
	3: Shift right Multiplier	0000	0001 0000	0000 0110
4	1: 0 ⇒ No operation	0000	0001 0000	0000 0110
	2: Shift left Multiplicand	0000	0010 0000	0000 0110
	3: Shift right Multiplier	0000	0010 0000	0000 0110

- Multiply example using flow chart algorithm
- The bit examined to determine the next step is circled in color

Chapter 3 — Arithmetic for Computers — 53

Optimized Multiplier

- Perform steps in parallel: add/shift

- One cycle per partial-product addition
 - That's ok, if frequency of multiplications is low

Chapter 3 — Arithmetic for Computers — 54

MIPS Multiplication

- Two 32-bit registers for product
 - HI: most-significant 32 bits
 - LO: least-significant 32 bits
- Instructions
 - `mult rs, rt / multu rs, rt`
 - 64-bit product in HI/LO
 - `mfhi rd / mflo rd`
 - Move from HI/LO to rd
 - Can test HI value to see if product overflows 32 bits
 - `mul rd, rs, rt`
 - Least-significant 32 bits of product → rd

Chapter 3 — Arithmetic for Computers — 55

Division

- Check for 0 divisor
- Long division approach
 - If divisor ≤ dividend bits
 - 1 bit in quotient, subtract
 - Otherwise
 - 0 bit in quotient, bring down next dividend bit
- Restoring division
 - Do the subtract, and if remainder goes < 0, add divisor back
- Signed division
 - Divide using absolute values
 - Adjust sign of quotient and remainder as required

Chapter 3 — Arithmetic for Computers — 56

Division Hardware

Chapter 3 — Arithmetic for Computers — 57

Division Example

Using a 4-bit version of the algorithm divide 7_{10} by 2_{10} , or $0000\ 0111_2$ by 0010_2 .

Iteration	Step	Quotient	Divisor	Remainder
0	Initial values	0000	0010 0000	0000 0111
1	1: Rem = Rem - Div	0000	0010 0000	0110 0111
	2b: Rem < 0 ⇒ +Div, sll Q, Q0 = 0	0000	0010 0000	0000 0111
	3: Shift Div right	0000	0001 0000	0000 0111
2	1: Rem = Rem - Div	0000	0001 0000	0111 0111
	2b: Rem < 0 ⇒ +Div, sll Q, Q0 = 0	0000	0001 0000	0000 0111
	3: Shift Div right	0000	0000 1000	0000 0111
3	1: Rem = Rem - Div	0000	0000 1000	0111 1111
	2b: Rem < 0 ⇒ +Div, sll Q, Q0 = 0	0000	0000 1000	0000 0111
	3: Shift Div right	0000	0000 0100	0000 0111
4	1: Rem = Rem - Div	0000	0000 0100	0000 0011
	2a: Rem ≥ 0 ⇒ sll Q, Q0 = 1	0001	0000 0100	0000 0011
	3: Shift Div right	0001	0000 0010	0000 0011
5	1: Rem = Rem - Div	0001	0000 0010	0000 0001
	2a: Rem ≥ 0 ⇒ sll Q, Q0 = 1	0011	0000 0010	0000 0001
	3: Shift Div right	0011	0000 0001	0000 0001

Chapter 3 — Arithmetic for Computers — 58

Optimized Divider

- One cycle per partial-remainder subtraction
- Looks a lot like a multiplier!
 - Same hardware can be used for both

Chapter 3 — Arithmetic for Computers — 59

MIPS Division

- Use HI/LO registers for result
 - HI: 32-bit remainder
 - LO: 32-bit quotient
- Instructions
 - `div rs, rt / divu rs, rt`
 - No overflow or divide-by-0 checking
 - Software must perform checks if required
 - Use `mfhi`, `mflo` to access result

Chapter 3 — Arithmetic for Computers — 60

Floating Point

- Representation for non-integral numbers
 - Including very small and very large numbers
- Like scientific notation
 - -2.34×10^{56} ← normalized
 - $+0.002 \times 10^{-4}$ ← not normalized
 - $+987.02 \times 10^9$ ← not normalized
- In binary
 - $\pm 1.xxxxxxx_2 \times 2^{yyyy}$
- Types `float` and `double` in C

Chapter 3 — Arithmetic for Computers — 61

Floating Point Standard

- Defined by IEEE Std 754-1985
- Developed in response to divergence of representations
 - Portability issues for scientific code
- Now almost universally adopted
- Two representations
 - Single precision (32-bit)
 - Double precision (64-bit)

Chapter 3 — Arithmetic for Computers — 62

IEEE Floating-Point Format

single: 8 bits	single: 23 bits
double: 11 bits	double: 52 bits

S	Exponent	Fraction
---	----------	----------

$$x = (-1)^S \times (1 + \text{Fraction}) \times 2^{(\text{Exponent} - \text{Bias})}$$

- S: sign bit (0 ⇒ non-negative, 1 ⇒ negative)
- Normalize significand: $1.0 \leq |\text{significand}| < 2.0$
 - Always has a leading pre-binary-point 1 bit, so no need to represent it explicitly (hidden bit)
 - Significand is Fraction with the "1." restored
- Exponent: excess representation: actual exponent + Bias
 - Ensures exponent is unsigned
 - Single: Bias = 127; Double: Bias = 1023

Chapter 3 — Arithmetic for Computers — 63

Single-Precision Range

- Exponents 00000000 and 11111111 reserved
- Smallest value
 - Exponent: 00000001
⇒ actual exponent = $1 - 127 = -126$
 - Fraction: 000...00 ⇒ significand = 1.0
 - $\pm 1.0 \times 2^{-126} \approx \pm 1.2 \times 10^{-38}$
- Largest value
 - exponent: 11111110
⇒ actual exponent = $254 - 127 = +127$
 - Fraction: 111...11 ⇒ significand ≈ 2.0
 - $\pm 2.0 \times 2^{+127} \approx \pm 3.4 \times 10^{+38}$

Chapter 3 — Arithmetic for Computers — 64

Double-Precision Range

- Exponents 0000...00 and 1111...11 reserved
- Smallest value
 - Exponent: 00000000001
⇒ actual exponent = $1 - 1023 = -1022$
 - Fraction: 000...00 ⇒ significand = 1.0
 - $\pm 1.0 \times 2^{-1022} \approx \pm 2.2 \times 10^{-308}$
- Largest value
 - Exponent: 11111111110
⇒ actual exponent = $2046 - 1023 = +1023$
 - Fraction: 111...11 ⇒ significand ≈ 2.0
 - $\pm 2.0 \times 2^{+1023} \approx \pm 1.8 \times 10^{+308}$

Chapter 3 — Arithmetic for Computers — 65

Floating-Point Precision

- Relative precision
 - all fraction bits are significant
 - Single: approx 2^{-23}
 - Equivalent to $23 \times \log_{10} 2 \approx 23 \times 0.3 \approx 6$ decimal digits of precision
 - Double: approx 2^{-52}
 - Equivalent to $52 \times \log_{10} 2 \approx 52 \times 0.3 \approx 16$ decimal digits of precision

Chapter 3 — Arithmetic for Computers — 66

Floating-Point Example

- Represent -0.75
 - $-0.75 = (-1)^1 \times 1.125 \times 2^{-1}$
 - S = 1
 - Fraction = 1000...00₂
 - Exponent = -1 + Bias
 - Single: $-1 + 127 = 126 = 01111110_2$
 - Double: $-1 + 1023 = 1022 = 01111111110_2$
- Single: 10111111101000...00
- Double: 1011111111101000...00

Morgan Kaufmann Publishers Chapter 3 — Arithmetic for Computers — 67

Floating-Point Example

- What number is represented by the single-precision float 11000000101000...00
 - S = 1
 - Fraction = 01000...00₂
 - Exponent = 10000001₂ = 129
- $x = (-1)^1 \times (1 + 012)_2 \times 2^{(129 - 127)}$
 - $= (-1) \times 1.25 \times 2^2$
 - $= -5.0$

Morgan Kaufmann Publishers Chapter 3 — Arithmetic for Computers — 68

Floating-Point Addition

- Consider a 4-digit decimal example
 - $9.999 \times 10^1 + 1.610 \times 10^{-1}$
- 1. Align decimal points
 - Shift number with smaller exponent
 - $9.999 \times 10^1 + 0.016 \times 10^1$
- 2. Add significands
 - $9.999 \times 10^1 + 0.016 \times 10^1 = 10.015 \times 10^1$
- 3. Normalize result & check for over/underflow
 - 1.0015×10^2
- 4. Round and renormalize if necessary
 - 1.002×10^2

Morgan Kaufmann Publishers Chapter 3 — Arithmetic for Computers — 69

Floating-Point Addition

```

    graph TD
        Start([Start]) --> Step1[1. Compare the exponents of the two numbers; shift the smaller number to the right until its exponent would match the larger exponent]
        Step1 --> Step2[2. Add the significands]
        Step2 --> Step3[3. Normalize the sum, either shifting right and incrementing the exponent or shifting left and decrementing the exponent]
        Step3 --> Decision1{Overflow or underflow?}
        Decision1 -- Yes --> Exception([Exception])
        Decision1 -- No --> Step4[4. Round the significant to the appropriate number of bits]
        Step4 --> Decision2{Still normalized?}
        Decision2 -- No --> Step3
        Decision2 -- Yes --> Done([Done])
    
```

Morgan Kaufmann Publishers Chapter 3 — Arithmetic for Computers — 70

Floating-Point Addition


- Now consider a 4-digit binary example
 - $1.000_2 \times 2^{-1} + -1.110_2 \times 2^{-2} (0.5 + -0.4375)$
- 1. Align binary points
 - Shift number with smaller exponent
 - $1.000_2 \times 2^{-1} + -0.111_2 \times 2^{-1}$
- 2. Add significands
 - $1.000_2 \times 2^{-1} + -0.111_2 \times 2^{-1} = 0.001_2 \times 2^{-1}$
- 3. Normalize result & check for over/underflow
 - $1.000_2 \times 2^{-4}$, with no over/underflow
- 4. Round and renormalize if necessary
 - $1.000_2 \times 2^{-4}$ (no change) = 0.0625

Morgan Kaufmann Publishers Chapter 3 — Arithmetic for Computers — 71


FP Adder Hardware

- Much more complex than integer adder
- Doing it in one clock cycle would take too long
 - Much longer than integer operations
 - Slower clock would penalize all instructions
- FP adder usually takes several cycles
 - Can be pipelined

Morgan Kaufmann Publishers Chapter 3 — Arithmetic for Computers — 72



- ### Floating-Point Multiplication
- Consider a 4-digit decimal example
 - $1.110 \times 10^{10} \times 9.200 \times 10^{-5}$
 - 1. Add exponents
 - For biased exponents, subtract bias from sum
 - New exponent = $10 + -5 = 5$
 - 2. Multiply significands
 - $1.110 \times 9.200 = 10.212 \Rightarrow 10.212 \times 10^5$
 - 3. Normalize result & check for over/underflow
 - 1.0212×10^6
 - 4. Round and renormalize if necessary
 - 1.021×10^6
 - 5. Determine sign of result from signs of operands
 - $+1.021 \times 10^6$
- Chapter 3 — Arithmetic for Computers — 74



- ### Floating-Point Multiplication(3)
- Now consider a 4-digit binary example
 - $1.000_2 \times 2^{-1} \times -1.110_2 \times 2^{-2} (0.5 \times -0.4375)$
 - 1. Add exponents
 - Unbiased: $-1 + -2 = -3$
 - Biased: $(-1 + 127) + (-2 + 127) = -3 + 254 - 127 = -3 + 127$
 - 2. Multiply significands
 - $1.000_2 \times 1.110_2 = 1.110_2 \Rightarrow 1.110_2 \times 2^{-3}$
 - 3. Normalize result & check for over/underflow
 - $1.110_2 \times 2^{-3}$ (no change) with no over/underflow
 - 4. Round and renormalize if necessary
 - $1.110_2 \times 2^{-3}$ (no change)
 - 5. Determine sign: +ve x -ve \Rightarrow -ve
 - $-1.110_2 \times 2^{-3} = -0.21875$
- Chapter 3 — Arithmetic for Computers — 76

- ### FP Arithmetic Hardware
- FP multiplier is of similar complexity to FP adder
 - But uses a multiplier for significands instead of an adder
 - FP arithmetic hardware usually does
 - Addition, subtraction, multiplication, division, reciprocal, square-root
 - FP \leftrightarrow integer conversion
 - Operations usually takes several cycles
 - Can be pipelined
- Chapter 3 — Arithmetic for Computers — 77

- ### FP Instructions in MIPS
- FP hardware is coprocessor 1
 - Adjunct processor that extends the ISA
 - Separate FP registers
 - 32 single-precision: \$f0, \$f1, ... \$f31
 - Paired for double-precision: \$f0/\$f1, \$f2/\$f3, ...
 - Release 2 of MIPS ISA supports 32 x 64-bit FP reg's
 - FP instructions operate only on FP registers
 - Programs generally don't do integer ops on FP data, or vice versa
 - More registers with minimal code-size impact
 - FP load and store instructions
 - lwc1, ldc1, swc1, sdc1
 - e.g., ldc1 \$f8, 32(\$sp)
- Chapter 3 — Arithmetic for Computers — 78

FP Instructions in MIPS

- Single-precision arithmetic
 - `add.s`, `sub.s`, `mul.s`, `div.s`
 - e.g., `add.s $f0, $f1, $f6`
- Double-precision arithmetic
 - `add.d`, `sub.d`, `mul.d`, `div.d`
 - e.g., `mul.d $f4, $f4, $f6`
- Single- and double-precision comparison
 - `c.xx.s`, `c.xx.d` (`xx` is `eq`, `lt`, `le`, ...)
 - Sets or clears FP condition-code bit
 - e.g., `c.lt.s $f3, $f4`
- Branch on FP condition code true or false
 - `bc1t`, `bc1f`
 - e.g., `bc1t TargetLabel`



Chapter 3 — Arithmetic for Computers — 79

FP Example: °F to °C

- C code:


```
float f2c (float fahr) {
    return ((5.0/9.0)*(fahr - 32.0));
}
```

 - `fahr` in `$f12`, result in `$f0`, literals in global memory space
- Compiled MIPS code:


```
f2c: lwc1 $f16, const5($gp)
     lwc2 $f18, const9($gp)
     div.s $f16, $f16, $f18
     lwc1 $f18, const32($gp)
     sub.s $f18, $f12, $f18
     mul.s $f0, $f16, $f18
     jr   $ra
```



Chapter 3 — Arithmetic for Computers — 80

Right Shift and Division

- Left shift by i places multiplies an integer by 2^i
- Right shift divides by 2^i ?
 - Only for unsigned integers
- For signed integers
 - Arithmetic right shift: replicate the sign bit
 - e.g., $-5 / 4$
 - $11111011_2 \gg 2 = 11111110_2 = -2$
 - Rounds toward $-\infty$
 - c.f. $11111011_2 \gg\gg 2 = 00111110_2 = +62$

§3.9 Fallacies and Pitfalls



Chapter 3 — Arithmetic for Computers — 81

Concluding Remarks

- ISAs support arithmetic
 - Signed and unsigned integers
 - Floating-point approximation to reals
- Bounded range and precision
 - Operations can overflow and underflow
- MIPS ISA
 - Core instructions: 54 most frequently used
 - 100% of SPECINT, 97% of SPECFP
 - Other instructions: less frequent



Chapter 3 — Arithmetic for Computers — 82

Acknowledgement

The slides are adopted from Computer Organization and Design, 5th Edition by David A. Patterson and John L. Hennessy 2014, published by MK (Elsevier)



Chapter 3 — Arithmetic for Computers — 83