

## Chapter 3

### Activities

**Instructor: Prof. Peter Lian**  
**Department of Electrical**  
**Engineering & Computer Science**  
**Lassonde School of Engineering**  
**York University**

### Activity 1

Derive the values of  $A_k$  and  $B_k$  ( $k=0, \dots, N-1$ ) so that the worst case delay is obtained for the ripple-carry adder.

## Activity 1

Derive the values of  $A_k$  and  $B_k$  ( $k=0, \dots, 7$ ) so that the worst case delay is obtained for the ripple-carry adder.

Solution:

1. The worst case condition requires that a carry be generated at the *lsb* position  $\rightarrow A_0$  and  $B_0 = 1$
2. All other stages must be in propagate mode  $\rightarrow$  either  $A_i$  or  $B_i$  must be high.
3. *msb* should change status  $\rightarrow A_i$  and  $B_i$  both equal to 0 or 1.

Based on above conditions:

A=00000001

B=01111111

## Activity 2

Show that  $C_{0,3}$  of a 4-bit ripple-carry adder can be expressed as a function of 2 group carries, i.e.

$$C_{0,3} = (G_{3,2}, P_{3,2}) \cdot (G_{1,0}, P_{1,0}) \cdot (C_{i,0}, 0)$$

## Activity 2

Show that  $C_{o,3}$  of a 4-bit ripple-carry adder can be expressed as a function of 2 group carries, i.e.  $C_{o,3} = (G_{3,2}, P_{3,2}) \cdot (G_{1,0}, P_{1,0}) \cdot (C_{i,0}, 0)$

Solution:

$$(G_{3,2}, P_{3,2}) = (G_3, P_3) \cdot (G_2, P_2) = (G_3 + P_3 G_2, P_3 P_2)$$

$$(G_{1,0}, P_{1,0}) = (G_1, P_1) \cdot (G_0, P_0) = (G_1 + P_1 G_0, P_1 P_0)$$

$$\begin{aligned}(G_{3,2}, P_{3,2}) \cdot (G_{1,0}, P_{1,0}) &= (G_3 + P_3 G_2, P_3 P_2) \cdot (G_1 + P_1 G_0, P_1 P_0) \\ &= (G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0, P_3 P_2 P_1 P_0)\end{aligned}$$

$$\begin{aligned}C_{o,3} &= (G_{3,2}, P_{3,2}) \cdot (G_{1,0}, P_{1,0}) \cdot (C_{i,0}, 0) \\ &= G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0 + P_3 P_2 P_1 P_0 C_{i,0}\end{aligned}$$