

4.1

AND Ra, Rs, RT

4.1.1

Reg Write

1

0

AND

Q

0

0

1

ALU max

ALU OP

MEM write

Mem Read

Branch

Reg MUX

for MUX I assumed 

4.1.2 All except Data Memory

4.1.3 Adder PC+4+Im

4.2 LWI  $R_t, R_d(R_s)$   
 $Reg[R_t] = M[Reg[R_d] + Reg[R_s]]$

for the effective address we need to  
add 2 Registers instead of a Reg + Imm.  
we do have this capability already  
use the ALU + Mem

4.2.1 Use the ALU + Mem

4.2.2 No need

4.2.3 we can use the existing signals

just set ALU<sub>aux</sub> to 0 instead of 1

---

4.4

4.4.1 we need to fetch inst and  
set  $PC \leftarrow PC + 4$

Mem takes longer  $\rightarrow 200\text{ PS}$

4.4.2

Critical Path

I-Mem + sign extend + shift left + Add + Mux

$200 + 15 + 10 + 70 + 20$

$315\text{ PS}$

#### 4.4.3 The new path

$IM + Reg\ read + MUX + ALU + MUX$   
 $200 + 90 + 20 + 90 + 20 = 470 \text{ ps}$   
 $470 > 315$  The new path:  $470 \text{ ps}$

#### 4.4.4 PC relative branch

PC relative unconditional since  
conditional goes through ALU  
which is longer

#### 4.4.6 Between beg & Add

Beg takes more (both use ALU)  
but beg goes through Add

To have an effect we have  
to change ~~315~~ 4.4.2 to 4.4.3

i.e.  $315 \rightarrow 420$

We have to increase it by  
105 ps

4.9

or  $r_1, r_2, r_3$   
or  $r_2, r_1, r_4$   
or  $r_1, r_1, r_2$

4.9.1 see the arrows above (we did not cover the rest)


4.9.2

or  $r_1, r_7, w$   
nop  
nop  
or  $r_1, r_1, r_4$   
NOP  
NCD  
or  $r_1, r_1, r_2$


4.9.3 same as 4.9 no NOP

4.9.4

without forwarding



with forwarding



multiply by cycle time