

Branch Instructions


- Read register operands
- Compare operands
 - Use ALU, subtract and check Zero output
- Calculate target address
 - Sign-extend displacement
 - Shift left 2 places (word displacement)
 - Add to PC + 4
 - Already calculated by instruction fetch

```
beq    $t1, $t2, offset
```



Chapter 4 — The Processor — 33

Branch Instructions



Chapter 4 — The Processor — 34


Composing the Elements

- First-cut data path does an instruction in one clock cycle
 - Each datapath element can only do one function at a time
 - Hence, we need separate instruction and data memories
- Use multiplexers where alternate data sources are used for different instructions




Chapter 4 — The Processor — 35

R-Type/Load/Store Datapath



Chapter 4 — The Processor — 36

Full Datapath



Chapter 4 — The Processor — 37

ALU Control

- ALU used for
 - Load/Store: F = add
 - Branch: F = subtract
 - R-type: F depends on funct field

ALU control	Function
0000	AND
0001	OR
0010	add
0110	subtract
0111	set-on-less-than
1100	NOR

Chapter 4 — The Processor — 38

ALU Control

- Assume 2-bit ALUOp derived from opcode
 - Combinational logic derives ALU control


opcode	ALUOp	Operation	funct	ALU function	ALU control
lw	00	load word	XXXXXX	add	0010
sw	00	store word	XXXXXX	add	0010
beq	01	branch equal	XXXXXX	subtract	0110
R-type	10	add	100000	add	0010
		subtract	100010	subtract	0110
		AND	100100	AND	0000
		OR	100101	OR	0001
		set-on-less-than	101010	set-on-less-than	0111



Chapter 4 — The Processor — 39


The Main Control Unit

- Control signals derived from instruction



Chapter 4 — The Processor — 40


Almost Complete datapath



Control signals


Signal name	Deasserted	Asserted
RegDst	Reg dest number is from rt bits[20:16]	Reg dest number comes from bits[15:11]
RegWrite	NON	Data is written in the register specified by the write reg number
ALUSrc	Register file (2 nd operand)	Sign extended immediate
MemRead	NON	Data memory → Read Data Output
MemWrite	NON	Write data Input → memory
memtoReg	ALU → Register file	Memory → Register file

Datapath With Control




Chapter 4 — The Processor — 43

R-Type Instruction




Chapter 4 — The Processor — 44

Load Instruction



Chapter 4 — The Processor — 45

Branch-on-Equal Instruction



Chapter 4 — The Processor — 46


Implementing Jumps

- Jump
- | | |
|-------|---------|
| 2 | address |
| 31:26 | 25:0 |
- Jump uses word address
 - Update PC with concatenation of
 - Top 4 bits of old PC
 - 26-bit jump address
 - 00
 - Need an extra control signal decoded from opcode



Chapter 4 — The Processor — 47

Datapath With Jumps Added



Chapter 4 — The Processor — 48

Performance Issues


- Longest delay determines clock period
 - Critical path: load instruction
 - Instruction memory → register file → ALU → data memory → register file
- Not feasible to vary period for different instructions
- Violates design principle
 - Making the common case fast
- We will improve performance by pipelining



Chapter 4 — The Processor — 49

Pipelining Analogy

- Pipelined laundry: overlapping execution
 - Parallelism improves performance



- Four loads:
 - Speedup
= $8/3.5 = 2.3$

- Non-stop:
 - Speedup
= $2n/0.5n + 1.5 \approx 4$
= number of stages



Chapter 4 — The Processor — 50

MIPS Pipeline

- Five stages, one step per stage
 1. IF: Instruction fetch from memory
 2. ID: Instruction decode & register read
 3. EX: Execute operation or calculate address
 4. MEM: Access memory operand
 5. WB: Write result back to register



Chapter 4 — The Processor — 51

Pipeline Performance


- Assume time for stages is
 - 100ps for register read or write
 - 200ps for other stages
- Compare pipelined datapath with single-cycle datapath

Instr	Instr fetch	Register read	ALU op	Memory access	Register write	Total time
lw	200ps	100 ps	200ps	200ps	100 ps	800ps
sw	200ps	100 ps	200ps	200ps		700ps
R-format	200ps	100 ps	200ps		100 ps	600ps
beq	200ps	100 ps	200ps			500ps



Chapter 4 — The Processor — 52

Pipeline Performance



Chapter 4 — The Processor — 53

Pipeline Speedup

- If all stages are balanced
 - i.e., all take the same time
 - Time between instructions_{pipelined} = $\frac{\text{Time between instructions}_{\text{nonpipelined}}}{\text{Number of stages}}$
- If not balanced, speedup is less
- Speedup due to increased throughput
 - Latency (time for each instruction) does not decrease



Chapter 4 — The Processor — 54

Pipelining and ISA Design

- MIPS ISA designed for pipelining
 - All instructions are 32-bits
 - Easier to fetch and decode in one cycle
 - c.f. x86: 1- to 17-byte instructions
 - Few and regular instruction formats
 - Can decode and read registers in one step
 - Load/store addressing
 - Can calculate address in 3rd stage, access memory in 4th stage
 - Alignment of memory operands
 - Memory access takes only one cycle

