




ALU Control					
<ul> <li>ALU used for</li> <li>Load/Store: F = add</li> <li>Branch: F = subtract</li> <li>R-type: F depends on funct field</li> </ul>					
ALU control	Function	them			
0000	AND	อ			
0001	OR				
0010	add				
0110	subtract				
0111	set-on-less-than	]			
1100	NOR				
Chapter 4 — The Processor — 38					


		-bit ALUC tional logic	•		•
opcode	ALUOp	Operation	funct	ALU function	ALU contro
lw	00	load word	XXXXXX	add	0010
sw	00	store word	XXXXXX	add	0010
beq	01	branch equal	XXXXXX	subtract	0110
R-type	10	add	100000	add	0010
		subtract	100010	subtract	0110
		AND	100100	AND	0000
		OR	100101	OR	0001
		set-on-less-than	101010	set-on-less-than	0111








Reg dest	dest numb		
from rt b	rt bits[20:		Reg dest number comes from bits[15:11]
NON	I		Data is written in the register specified by the write reg number
Register operand)	ster file (2 <sup>r</sup> and)	ıd	Sign extended immediate
NON	I		Data memory → Read Data Outpu
NON	l		Write data Input $\rightarrow$ memory
ALU $\rightarrow$ R	→ Registe	er file	Memory → Register file
NON	l	er file	Write data Input → me























Pipeline Performance						
<ul> <li>Assume time for stages is <ul> <li>100ps for register read or write</li> <li>200ps for other stages</li> </ul> </li> <li>Compare pipelined datapath with single-cycle datapath</li> </ul>						
Instr	Instr fetch	Register read	ALU op	Memory access	Register write	Total time
lw	200ps	100 ps	200ps	200ps	100 ps	800ps
SW	200ps	100 ps	200ps	200ps		700ps
	200ps	100 ps	200ps		100 ps	600ps
R-format		1	000			1
R-format beq	200ps	100 ps	200ps			500ps

Pipelii	ne Performance
Program execution order (in instructions)	Single-cycle (T <sub>c</sub> = 800ps)           200         400         600         800         1000         1200         1400         1600         1800
	nstruction fetch Reg ALU Data access Reg 800 ps Instruction Reg ALU Data access Reg 800 ps Instruction Reg NLU Data the rest of the res
+ Program execution Time - order Time -	Pipelined (T <sub>c</sub> = 200ps)         800 ps           200         400         600         800         1000         1200         1400
(in instructions)	nstruction fetch 200 ps Instruction fetch Reg ALU Data access Reg
lw \$3, 300(\$0)	200 ps     Instruction fetch     Reg     ALU     Data access     Reg       200 ps     200 ps     200 ps     200 ps     200 ps     200 ps
	Chapter 4 — The Processor — 53

