

## Pipelining and ISA Design

- MIPS ISA designed for pipelining
  - All instructions are 32-bits
    - Easier to fetch and decode in one cycle
    - c.f. x86: 1- to 17-byte instructions
  - Few and regular instruction formats
    - Can decode and read registers in one step
  - Load/store addressing
    - Can calculate address in 3<sup>rd</sup> stage, access memory in 4<sup>th</sup> stage
  - Alignment of memory operands
    - Memory access takes only one cycle



Chapter 4 — The Processor — 55

## Hazards

- Situations that prevent starting the next instruction in the next cycle
- Structure hazards
  - A required resource is busy
- Data hazard
  - Need to wait for previous instruction to complete its data read/write
- Control hazard
  - Deciding on control action depends on previous instruction



Chapter 4 — The Processor — 56

## Structure Hazards


- Conflict for use of a resource
- In MIPS pipeline with a single memory
  - Load/store requires data access
  - Instruction fetch would have to *stall* for that cycle
    - Would cause a pipeline “bubble”
- Hence, pipelined datapaths require separate instruction/data memories
  - Or separate instruction/data caches



Chapter 4 — The Processor — 57

## Data Hazards


- An instruction depends on completion of data access by a previous instruction
  - add \$s0, \$t0, \$t1
  - sub \$t2, \$s0, \$t3



Chapter 4 — The Processor — 58

## Forwarding (aka Bypassing)


- Use result when it is computed
  - Don't wait for it to be stored in a register
  - Requires extra connections in the datapath



Chapter 4 — The Processor — 59

## Load-Use Data Hazard


- Can't always avoid stalls by forwarding
  - If value not computed when needed
  - Can't forward backward in time!



Chapter 4 — The Processor — 60

## Code Scheduling to Avoid Stalls

- Reorder code to avoid use of load result in the next instruction
- C code for  $A = B + E$ ;  $C = B + F$ ;



Chapter 4 — The Processor — 61

## Control Hazards


- Branch determines flow of control
  - Fetching next instruction depends on branch outcome
  - Pipeline can't always fetch correct instruction
    - Still working on ID stage of branch
- In MIPS pipeline
  - Need to compare registers and compute target early in the pipeline
  - Add hardware to do it in ID stage



Chapter 4 — The Processor — 62

## Stall on Branch

- Wait until branch outcome determined before fetching next instruction



Chapter 4 — The Processor — 63


## Branch Prediction

- Longer pipelines can't readily determine branch outcome early
  - Stall penalty becomes unacceptable
- Predict outcome of branch
  - Only stall if prediction is wrong
- In MIPS pipeline
  - Can predict branches not taken
  - Fetch instruction after branch, with no delay



Chapter 4 — The Processor — 64

## MIPS with Predict Not Taken



Chapter 4 — The Processor — 65

## More-Realistic Branch Prediction

- Static branch prediction
  - Based on typical branch behavior
  - Example: loop and if-statement branches
    - Predict backward branches taken
    - Predict forward branches not taken
- Dynamic branch prediction
  - Hardware measures actual branch behavior
    - e.g., record recent history of each branch
  - Assume future behavior will continue the trend
    - When wrong, stall while re-fetching, and update history



Chapter 4 — The Processor — 66

## Pipeline Summary


### The BIG Picture

- Pipelining improves performance by increasing instruction throughput
  - Executes multiple instructions in parallel
  - Each instruction has the same latency
- Subject to hazards
  - Structure, data, control
- Instruction set design affects complexity of pipeline implementation



Chapter 4 — The Processor — 67


## MIPS Pipelined Datapath



Chapter 4 — The Processor — 68

## Pipeline registers

- Need registers between stages
  - To hold information produced in previous cycle



Chapter 4 — The Processor — 69

## Pipeline Operation

- Cycle-by-cycle flow of instructions through the pipelined datapath
  - “Single-clock-cycle” pipeline diagram
    - Shows pipeline usage in a single cycle
    - Highlight resources used
  - c.f. “multi-clock-cycle” diagram
    - Graph of operation over time
- We’ll look at “single-clock-cycle” diagrams for load & store




Chapter 4 — The Processor — 70






## EX for Load




Chapter 4 — The Processor — 73

## MEM for Load




Chapter 4 — The Processor — 74


## WB for Load



## Corrected Datapath for Load




## EX for Store




Chapter 4 — The Processor — 77

## MEM for Store



Chapter 4 — The Processor — 78


## WB for Store



Chapter 4 — The Processor — 79

## Multi-Cycle Pipeline Diagram

- Form showing resource usage




MK®

Chapter 4 — The Processor — 80

## Multi-Cycle Pipeline Diagram


### Traditional form



Chapter 4 — The Processor — 81


## Single-Cycle Pipeline Diagram

### State of pipeline in a given cycle



Chapter 4 — The Processor — 82


## Pipelined Control (Simplified)



Chapter 4 — The Processor — 83


## Pipelined Control

- Control signals derived from instruction
  - As in single-cycle implementation



Chapter 4 — The Processor — 84

# Pipelined Control



Chapter 4 — The Processor — 85

## Data Hazards in ALU Instructions


- Consider this sequence:  
sub \$2, \$1, \$3  
and \$12, \$2, \$5  
or \$13, \$6, \$2  
add \$14, \$2, \$2  
sw \$15, 100(\$2)
- We can resolve hazards with forwarding
  - How do we detect when to forward?

## §4.7 Data Hazards: Forwarding vs. Stalling

Chapter 4 — The Processor — 86



## Dependencies & Forwarding



Chapter 4 — The Processor — 87

## Detecting the Need to Forward

- Pass register numbers along pipeline
  - e.g., ID/EX.RegisterRs = register number for Rs sitting in ID/EX pipeline register
- ALU operand register numbers in EX stage are given by
  - ID/EX.RegisterRs, ID/EX.RegisterRt
- Data hazards when
 

1a. EX/MEM.RegisterRd = ID/EX.RegisterRs

1b. EX/MEM.RegisterRd = ID/EX.RegisterRt

2a. MEM/WB.RegisterRd = ID/EX.RegisterRs

2b. MEM/WB.RegisterRd = ID/EX.RegisterRt

Fwd from EX/MEM pipeline reg

Fwd from MEM/WB pipeline reg



Chapter 4 — The Processor — 88


## Detecting the Need to Forward

- But only if forwarding instruction will write to a register!
  - EX/MEM.RegWrite, MEM/WB.RegWrite
- And only if Rd for that instruction is not \$zero
  - EX/MEM.RegisterRd  $\neq 0$ ,  
MEM/WB.RegisterRd  $\neq 0$



Chapter 4 — The Processor — 89

## Forwarding Paths



Chapter 4 — The Processor — 90

## Forwarding Conditions

- EX hazard
  - if (EX/MEM.RegWrite and (EX/MEM.RegisterRd  $\neq$  0) and (EX/MEM.RegisterRd = ID/EX.RegisterRs))  
ForwardA = 10
  - if (EX/MEM.RegWrite and (EX/MEM.RegisterRd  $\neq$  0) and (EX/MEM.RegisterRd = ID/EX.RegisterRt))  
ForwardB = 10
- MEM hazard
  - if (MEM/WB.RegWrite and (MEM/WB.RegisterRd  $\neq$  0) and (MEM/WB.RegisterRd = ID/EX.RegisterRs))  
ForwardA = 01
  - if (MEM/WB.RegWrite and (MEM/WB.RegisterRd  $\neq$  0) and (MEM/WB.RegisterRd = ID/EX.RegisterRt))  
ForwardB = 01



Chapter 4 — The Processor — 91

## Double Data Hazard

- Consider the sequence:
  - add \$1, \$1, \$2
  - add \$1, \$1, \$3
  - add \$1, \$1, \$4
- Both hazards occur
  - Want to use the most recent
- Revise MEM hazard condition
  - Only fwd if EX hazard condition isn't true



Chapter 4 — The Processor — 92


## Revised Forwarding Condition

- MEM hazard
  - if (MEM/WB.RegWrite and (MEM/WB.RegisterRd  $\neq$  0)
    - and not (EX/MEM.RegWrite and (EX/MEM.RegisterRd  $\neq$  0)
      - and (EX/MEM.RegisterRd = ID/EX.RegisterRs))
        - and (MEM/WB.RegisterRd = ID/EX.RegisterRs))
          - ForwardA = 01
    - if (MEM/WB.RegWrite and (MEM/WB.RegisterRd  $\neq$  0)
      - and not (EX/MEM.RegWrite and (EX/MEM.RegisterRd  $\neq$  0)
        - and (EX/MEM.RegisterRd = ID/EX.RegisterRt))
          - and (MEM/WB.RegisterRd = ID/EX.RegisterRt))
            - ForwardB = 01




Chapter 4 — The Processor — 93

## Datapath with Forwarding



Chapter 4 — The Processor — 94

## Load-Use Data Hazard



Chapter 4 — The Processor — 95

## Load-Use Hazard Detection

- Check when using instruction is decoded in ID stage
- ALU operand register numbers in ID stage are given by
  - IF/ID.RegisterRs, IF/ID.RegisterRt
- Load-use hazard when
  - ID/EX.MemRead and ((ID/EX.RegisterRt = IF/ID.RegisterRs) or (ID/EX.RegisterRt = IF/ID.RegisterRt))
- If detected, stall and insert bubble



Chapter 4 — The Processor — 96


## How to Stall the Pipeline

- Force control values in ID/EX register to 0
  - EX, MEM and WB do nop (no-operation)
- Prevent update of PC and IF/ID register
  - Using instruction is decoded again
  - Following instruction is fetched again
  - 1-cycle stall allows MEM to read data for I w
    - Can subsequently forward to EX stage




Chapter 4 — The Processor — 97

## Stall/Bubble in the Pipeline



Chapter 4 — The Processor — 98

## Stall/Bubble in the Pipeline



## Datapath with Hazard Detection

