











E	Exa	am	p	е							
Gb	ol?	Symbol		Address			.data				
	str		1000 0000		str:	.arign o .asciiz "The answer is "					
	cr		1000 000b		cr:	.ascii	z "\	n"			
ye	s n	s main		0040 0000			.text				
	1	loop		0040 000c		.align 2 globl main					
	l	ornc		0040 001c			.globi	. maii . prii	ntf		
	d	lone		0040 0024		main:	ori	\$2,	\$0,	5	0040 0000
ve	s r	rint	f	2222 2222			syscal	.1	+ 0		0040 0004
10	F Addre	Reloca ss D0 Db	tion [str cr	Info Data/Instr		loop: brnc:	beq blt sub j sub j	\$8, \$8, \$8, \$8, loop \$9, loop	\$9, \$9, \$8, \$8, \$9,	done brnc \$9 \$8	0040 000c 0040 0010 0040 0014 0040 0018 0040 001c
00	0040 0018		j loop			done:	jal	prii	ntf		
00	0040 0020		j loop								
00	0040 0024		jal	l printf	hanto	r 2 — Inetr	uctions: L	anausa	o of th	o Comp	utor — 80
	Chapter 2 — Instructions. Language of the Computer — 80										









ARM & MIPS Similarities					
ARM: the most popular embedded coreSimilar basic set of instructions to MIPS					
RM	MIPS				
85	1985				
bits	32 bits				
it flat	32-bit flat				
ned	Aligned				
)	3				
32-bit	31 × 32-bit				
nory oped	Memory mapped				
	nory ped tructions: L				

Addressing Mode	ARM	MIPS
Register operand	Х	Х
Immediate operand	Х	х
Register + offset	Х	х
Register + register (indexed)	Х	
Register + scaled register (scaled)	Х	
Register + offset and update register	Х	
Register + register and update register	Х	
Autoincrement, autodecrement	Х	
PC-relative data	х	



Co	ndit	ional	Execution		
Unco	onditior	nal	Conditional		
gcd	CMP	r0, r1	gcd		
	BEQ	end	CMP	r0, r1	
	BLT	less	SUBGT	r0, r0, r1	
	SUBS	r0, r0, r1 ;	SUBLE	r1, r1, r0	
	В	gcd	BNE	gcd	
less					
	SUBS	r1, r1, r0 ;			
	В	gcd	int gcd(int a, int	: b)	
end			<pre>while (a != b) {</pre>		
			if (a > b) a =	a -	
			D; else b = b - a	.;	
			}		
_	®		return a;		
Chapter 2 — Instructions: Language of the Computer — 8					













Basic x86 Addressing Modes						
Two operands per instruction						
	Source/dest operand	Second source operand				
	Register	Register				
	Register	Immediate				
	Register	Memory				
	Memory	Register				
	Memory	Immediate				
 Memory addressing modes Address in register Address = R_{base} + displacement Address = R_{base} + 2^{scale} × R_{index} (scale = 0, 1, 2, or 3) Address = R_{base} + 2^{scale} × R_{index} + displacement 						
Chapter 2 — Instructions: Language of the Computer — 95						

a. JE EIP + displace 4 4 JE Condi- tion C	ement 8 isplacement	 Variable length
b. CALL		encoding
8	32 Offset	Postfix bytes specify
c. MOV EBX, [6 6 1 1 MOV d w d. PUSH ESI 5 3 PUSH Reg	DI + 45] 8 8 r/m Displacement Displacement	addressing modePrefix bytes modify operation
e. ADD EAX, #676 4 3 1 ADD Reg w	5 32 Immediate	 Operand length, repetition, locking,
f. TEST EDX, #42	8 32	











Concluding Remarks							
 Measure MIPS instruction executions in benchmark programs Consider making the common case fast Consider compromises 							
Instruction class	MIPS examples	SPEC2006 Int	SPEC2006 FP				
Arithmetic	add, sub, addi	16%	48%				
Data transfer	lw, sw, lb, lbu, lh, lhu, sb, lui	35%	36%				
Logical	and, or, nor, andi, ori, sll, srl	12%	4%				
Cond. Branch	beq, bne, slt, slti, sltiu	34%	8%				
Jump	j, jr, jal	2%	0%				
Chapter 2 — Instructions: Language of the Computer — 102							