Differences

This shows you the differences between two versions of the page.

--- course_outline [2014/11/08 03:41] – iamer
+++ course_outline [2014/12/11 03:32] (current) – iamer
@@ Line 57: / Line 57: @@
 {{:eecs3201_dig_l13.pdf|Synthesis-Friendly Verilog}}
-===== Final Exam =====
+===== Lecture 14 =====
+{{:eecs3201_dig_l14.pdf|Modular Design + ASM's}}
+===== Lecture 15 =====
+{{:eecs3201_dig_l15.pdf|Design with MUX's}}
+===== Lecture 16 =====
+{{:eecs3201_dig_l16.pdf|Pipelining}}
+===== Lecture 17 =====
+{{:eecs3201_dig_l17.pdf|Fast Adders I}}
+===== Lecture 18 =====
+{{:eecs3201_dig_l18.pdf|Fast Adders II}}
+===== Guidelines for Final Exam =====
+{{:eecs3201_guidelines_final_exam_2.pdf|Read this well while studying for final exam}}
+===== Final Exam =====