

3.3

Pipeline 1

Pipeline 2

LD F2, 0(Rx)

~

~

~

~

Divd F8, F2, F0

LD F4, 0(Ry)

~

~

~

~

ADD F4, F0, F4

MUL F7, F6, F2

for LD {

ADD F10, F8, F2

ADDI Ry, Ry, #8

SUB R70, R4, Rx

ADDI Rx, Rx, #8

SD F4, 0(Ry)

BVZ

22 cycles.

3.4

* If N causes an exception & N+1 finished?

* Interrupts as above * have same Rd

LD Finishes before Div & MUL

3.5 one way

LD F2,

~

~

~

~

DIU F8, F2, F0

MUL F2, F6, F2

wait 11 cycles

ADD F10, F8, F2

~

LD F4,

~

~

~

~

ADD F4, F0, F4

~

SD F4, ...