

Dynamic Scheduling

- In Simple pipelines, instructions are issued in order.
- If an instruction stalls, all instructions after it are stalled too (could be O.K. to execute).
- DIV.D F0,F2,F4
- ADD.D F10,F0,F8
- SUB.D F12,F8,F14 



Dynamic Scheduling

- Rearrange order of instructions to reduce stalls while maintaining data flow
- Advantages:
 - Compiler doesn't need to have knowledge of microarchitecture
 - Handles cases where dependencies are unknown at compile time
- Disadvantage:
 - Substantial increase in hardware complexity
 - Complicates exceptions



Dynamic Scheduling

- Rearrange order of instructions to reduce stalls while maintaining data flow
- Instructions are **issued** in program order
- But, the instruction begins execution as soon as its operands are ready
- Out of order execution → out of order completion
- DIV.D F0,F2,F4
- ADD.D F6,F0,F8 Antidependence
- SUB.D F8,F10,F14 Output Dependence
- MUL.D F6,F10,F8



Dynamic Scheduling

- To allow dynamic scheduling, split the ID stage in the simple MIPS pipeline into 2 stages
 - Issue: Decode and check for structural hazards
 - Read operand: wait for data hazard → read operand
- Instruction fetch stage before issue, and execution starts after read operand.
- Instructions pass through the issue stage in order, they can be delayed or pass each other at the read operand stage.



Dynamic Scheduling

- Major complication for exception handling.
- Must preserve the exception behavior as if the instructions are executed in the program order.
- May delay notification until the processor knows the instruction is the next one completed.
- Imprecise exception may occur
 - Later instructions (in program order) may have been completed already.
 - Earlier instructions may have not been completed

Register Renaming

- Example:

DIV.D	F0,F2,F4
ADD.D	F6,F0,F8
S.D	F6,0(R1)
SUB.D	F8,F10,F14
MUL.D	F6,F10,F8

```
graph TD; ADD[DIV.D F0,F2,F4] --> ADD[F6,F0,F8]; ADD --> S[S.D F6,0(R1)]; ADD --> SUB[SUB.D F8,F10,F14]; S --> SUB;
```

+ name dependence with F6

Register Renaming

- Example:

DIV.D F0,F2,F4	DIV.D F0,F2,F4
ADD.D F6,F0,F8	ADD.D S,F0,F8
S.D F6,0(R1)	S.D S,0(R1)
SUB.D F8,F10,F14	SUB.D T,F10,F14
MUL.D F6,F10,F8	MUL.D F6,F10,T

- Now only RAW hazards remain, which can be strictly ordered




Register Renaming

- Register renaming is provided by reservation stations (RS)
 - Contains:
 - The instruction
 - Buffered operand values (when available)
 - Reservation station number of instruction providing the operand values
 - RS fetches and buffers an operand as soon as it becomes available (not necessarily involving register file)
 - Pending instructions designate the RS to which they will send their output
 - Result values broadcast on a result bus, called the common data bus (CDB)
 - Only the last output updates the register file
 - As instructions are issued, the register specifiers are renamed with the reservation station
 - May be more reservation stations than registers



Tomasulo's Algorithm

- Load and store buffers
 - Contain data and addresses, act like reservation stations
- Top-level design:



Tomasulo's Algorithm

- Three Steps:
 - Issue
 - Get next instruction from FIFO queue
 - If available RS, issue the instruction to the RS with operand values if available
 - If no RS, stall the instruction issue
 - Execute
 - When operand becomes available, store it in any reservation stations waiting for it
 - When all operands are ready, start execution
 - Loads and store maintained in program order through effective address ****
 - No instruction allowed to initiate execution until all branches that proceed it in program order have completed
 - Write result
 - Write result on CDB into reservation stations and store buffers
 - (Stores must wait until address and value are received)

Tomasulo's Algorithm

Op: Operation to perform in the unit (e.g., + or -)

V_j, V_k: Value of Source operands

- Store buffers has V field, result to be stored

Q_j, Q_k: Reservation stations producing source registers (value to be written)

- Note: Q_j, Q_k=0 → ready
- Store buffers only have Q_j for RS producing result

A: Used to hold info for the load store (initially immediate, then effective address)

Busy: Indicates reservation station or FU is busy

Register result status— **Q_i** indicates which functional unit will write each register, 0 means no write to this register



Example

Instruction status							
Instruction		Issue	Execute	Write Result			
L.D	F6,32(R2)	✓	✓	✓			
L.D	F2,44(R3)	✓	✓				
MUL.D	F0,F2,F4	✓					
SUB.D	F0,F2,F6	✓					
DIV.D	F10,F0,F6	✓					
ADD.D	F6,F8,F2	✓					

Reservation stations							
Name	Busy	Op	V _j	V _k	Q _j	Q _k	A
Load1	No						
Load2	Yes	Load					44 + Regs[R3]
Add1	Yes	SUB	Mem[32 + Regs[R2]]		Load2		
Add2	Yes	ADD			Add1	Load2	
Add3	No						
Mult1	Yes	MUL	Regs[F4]		Load2		
Mult2	Yes	DIV	Mem[32 + Regs[R2]]		Mult1		

Register status								
Field	F0	F2	F4	F6	F8	F10	F12	... F30
Qi	Mult1	Load2		Add2	Add1	Mult2		



Example

Instruction status							
Instruction		Issue	Execute	Write Result			
L.D	F6,32(R2)	✓	✓	✓			
L.D	F2,44(R3)	✓	✓				
MUL.D	F0,F2,F4	✓					
SUB.D	F0,F2,F6	✓					
DIV.D	F10,F0,F6	✓					
ADD.D	F6,F8,F2	✓					

Reservation stations							
Name	Busy	Op	Vj	Vk	Qj	Qk	A
Load1	No						
Load2	Yes	Load					44 + Regs[R3]
Add1	Yes	SUB		Mem[32 + Regs[R2]]	Load2		
Add2	Yes	ADD			Add1	Load2	
Add3	No						
Mult1	Yes	MUL		Regs[F4]	Load2		
Mult2	Yes	DIV		Mem[32 + Regs[R2]]	Mult1		

Register status							
Field	F0	F2	F4	F6	F8	F10	F12 ... F30
Qi	Mult1	Load2		Add2	Add1	Mult2	

Example

Instruction status							
Instruction		Issue	Execute	Write Result			
L.D	F6,32(R2)	✓	✓	✓			
L.D	F2,44(R3)	✓	✓				
MUL.D	F0,F2,F4	✓					
SUB.D	F0,F2,F6	✓					
DIV.D	F10,F0,F6	✓					
ADD.D	F6,F8,F2	✓					

Reservation stations							
Name	Busy	Op	Vj	Vk	Qj	Qk	A
Load1	No						
Load2	Yes	Load					44 + Regs[R3]
Add1	Yes	SUB		Mem[32 + Regs[R2]]	Load2		
Add2	Yes	ADD			Add1	Load2	
Add3	No						
Mult1	Yes	MUL		Regs[F4]	Load2		
Mult2	Yes	DIV		Mem[32 + Regs[R2]]	Mult1		

Register status							
Field	F0	F2	F4	F6	F8	F10	F12 ... F30
Qi	Mult1	Load2		Add2	Add1	Mult2	

Example

Instruction status							
Instruction		Issue	Execute	Write Result			
L.D	F6,32(R2)	✓	✓	✓			
L.D	F2,44(R3)	✓	✓				
MUL.D	F0,F2,F4	✓					
SUB.D	F0,F2,F6	✓					
DIV.D	F10,F0,F6	✓					
ADD.D	F6,F8,F2	✓					

Reservation stations							
Name	Busy	Op	Vj	Vk	Qj	Qk	A
Load1	No						
Load2	Yes	Load					44 + Regs[R3]
Add1	Yes	SUB		Mem[32 + Regs[R2]]	Load2		
Add2	Yes	ADD			Add1	Load2	
Add3	No						
Mult1	Yes	MUL		Regs[F4]	Load2		
Mult2	Yes	DIV		Mem[32 + Regs[R2]]	Mult1		

Register status							
Field	F0	F2	F4	F6	F8	F10	F12 ... F30
Qi	Mult1	Load2		Add2	Add1	Mult2	

Example

Instruction status							
Instruction		Issue	Execute	Write Result			
L.D	F6,32(R2)	✓	✓	✓			
L.D	F2,44(R3)	✓	✓				
MUL.D	F0,F2,F4	✓					
SUB.D	F0,F2,F6	✓					
DIV.D	F10,F0,F6	✓					
ADD.D	F6,F8,F2	✓					

Reservation stations							
Name	Busy	Op	Vj	Vk	Qj	Qk	A
Load1	No						
Load2	Yes	Load					44 + Regs[R3]
Add1	Yes	SUB		Mem[32 + Regs[R2]]	Load2		
Add2	Yes	ADD			Add1	Load2	
Add3	No						
Mult1	Yes	MUL		Regs[F4]	Load2		
Mult2	Yes	DIV		Mem[32 + Regs[R2]]	Mult1		

Register status							
Field	F0	F2	F4	F6	F8	F10	F12 ... F30
Qi	Mult1	Load2		Add2	Add1	Mult2	

Dealing with WAR

Dynamic Scheduling

Instruction			Instruction status		
L.D	F6,32(R2)				
L.D	F2,44(R3)				
MUL.D	F0,F2,F4				
SUB.D	F0,F2,F6				
DIV.D	F10,F0,F6				
ADD.D	F6,F8,F2				

(The DIV instruction is circled in red.)

Name	Busy	Op			
Load1	No				
Load2	Yes	Load			
Add1	Yes	SUB			
Add2	Yes	ADD			
Add3	No				
Mult1	Yes	MUL	Regs[F4]	Load2	
Mult2	Yes	DIV	Mem[32 + Regs[R2]]	Mult1	

Register status							
Field	F0	F2	F4	F6	F8	F10	F12
Qi	Mult1	Load2		Add2	Add1	Mult2	



Copyright © 2012, Elsevier Inc. All rights reserved.

17

Instruction stream

Instruction status:

Instruction	j	k	Issue	Exec	Write
LD	F6	34+	R2		
LD	F2	45+	R3		
MULTD	F0	F2	F4		
SUBD	F8	F6	F2		
DIVD	F10	F0	F6		
ADDD	F6	F8	F2		

Busy	Address
Load1	No
Load2	No
Load3	No

3 Load/Buffers

Reservation Stations:

Time	Name	Busy	Op	S1	S2	RS	RS
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	No					
	Mult2	No					

3 FP Adder R.S.
2 FP Mult R.S.

Register result status:



Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
FU									

0
Clock cycle counter



Copyright © 2012, Elsevier Inc. All rights reserved.

18



Instruction status:									
Instruction	j	k	Issue	Comp	Result	Busy	Address		
LD	F6	34+	R2	1	3	Load1	Yes	34+R2	
LD	F2	45+	R3	2		Load2	Yes	45+R3	
MULTD	F0	F2	F4	3		Load3	No		
SUBD	F8	F6	F2						
DIVD	F10	F0	F6						
ADDD	F6	F8	F2						

Reservation Stations:									
Time	Name	Busy	Op	S1	S2	RS	RS		
	Add1	No							
	Add2	No							
	Add3	No							
	Mult1	Yes	MULTD		R(F4)	Load2			
	Mult2	No							

Register result status:									
Clock			F0	F2	F4	F6	F8	F10	F12
3			FU	Mult1	Load2		Load1		

- Note: registers names are removed (“renamed”) in Reservation Stations; MULT issued
- Load1 completing; who is waiting for Load1?

Instruction status:									
Instruction	j	k	Issue	Comp	Result	Busy	Address		
LD	F6	34+	R2	1	3	Load1	No		
LD	F2	45+	R3	2	4	Load2	Yes	45+R3	
MULTD	F0	F2	F4	3		Load3	No		
SUBD	F8	F6	F2	4					
DIVD	F10	F0	F6						
ADDD	F6	F8	F2						

Reservation Stations:									
Time	Name	Busy	Op	S1	S2	RS	RS		
	Add1	Yes	SUBD	M(A1)		Load2			
	Add2	No							
	Add3	No							
	Mult1	Yes	MULTD		R(F4)	Load2			
	Mult2	No							

Clock			F0	F2	F4	F6	F8	F10	F12
4			FU	Mult1	Load2		M(A1)	Add1	

- Load1 completing; what is waiting for Load1?

Instruction status:						
Instruction	j	k	Issue	Exec	Comp	Write
LD	F6	34+	R2	1	3	4
LD	F2	45+	R3	2	4	5
MULTD	F0	F2	F4	3		
SUBD	F8	F6	F2	4		
DIVD	F10	F0	F6	5		
ADDD	F6	F8	F2			

Reservation Stations:							
Time	Name	Busy	Op	S1 Vj	S2 V _k	RS Qj	RS Q _k
2	Add1	Yes	SUBD	M(A1)	M(A2)		
	Add2	No					
	Add3	No					
10	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD		M(A1)	Mult1	

Register result status:									
Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
5	FU	Mult1	M(A2)		M(A1)	Add1	Mult2		

• Timer starts down for Add1, Mult1

Instruction status:						
Instruction	j	k	Issue	Exec	Comp	Write
LD	F6	34+	R2	1	3	4
LD	F2	45+	R3	2	4	5
MULTD	F0	F2	F4	3		
SUBD	F8	F6	F2	4		
DIVD	F10	F0	F6	5		
ADDD	F6	F8	F2	6		

Reservation Stations:							
Time	Name	Busy	Op	S1 Vj	S2 V _k	RS Qj	RS Q _k
1	Add1	Yes	SUBD	M(A1)	M(A2)		
	Add2	Yes	ADDD		M(A2)	Add1	
	Add3	No					
9	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD		M(A1)	Mult1	

Register result status:									
Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
6	FU	Mult1	M(A2)		Add2	Add1	Mult2		

• Issue ADDD here despite name dependency on F6?

Instruction status:

Instruction	j	k	Issue	Exec	Write	
LD	F6	34+	R2	1	3	4
LD	F2	45+	R3	2	4	5
MULTD	F0	F2	F4	3		
SUBD	F8	F6	F2	4	7	
DIVD	F10	F0	F6	5		
ADDD	F6	F8	F2	6		

Reservation Stations:

Time	Name	Busy	Op	S1	S2	RS	RS
				Vj	Vk	Qj	Qk
0	Add1	Yes	SUBD	M(A1)	M(A2)		
	Add2	Yes	ADDD		M(A2)	Add1	← waiting
	Add3	No					
8	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD		M(A1)	Mult1	

Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
7	FU	Mult1	M(A2)		Add2	Add1	Mult2		

- Add1 (SUBD) completing; what is waiting for it?



Instruction status:

Instruction	j	k	Issue	Exec	Write	
LD	F6	34+	R2	1	3	4
LD	F2	45+	R3	2	4	5
MULTD	F0	F2	F4	3		
SUBD	F8	F6	F2	4	7	8
DIVD	F10	F0	F6	5		
ADDD	F6	F8	F2	6		

Reservation Stations:

Time	Name	Busy	Op	S1	S2	RS	RS
				Vj	Vk	Qj	Qk
	Add1	No					
2	Add2	Yes	ADDD	(M-M)	M(A2)		
	Add3	No					
7	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD		M(A1)	Mult1	

Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
8	FU	Mult1	M(A2)		Add2	(M-M)	Mult2		



Instruction status:							
Instruction	j	k	Issue	Exec	Write		
LD F6	34+	R2	1	3	4		
LD F2	45+	R3	2	4	5		
MUL TD F0	F2	F4	3				
SUBD F8	F6	F2	4	7	8		
DIVD F10	F0	F6	5				
ADDD F6	F8	F2	6				

Reservation Stations:							
Time	Name	Busy	Op	S1 Vj	S2 Vk	RS Qj	RS Qk
	Add1	No					
1	Add2	Yes	ADDD	(M-M)	M(A2)		
	Add3	No					
6	Mult1	Yes	MUL TD	M(A2)	R(F4)		
	Mult2	Yes	DIVD		M(A1)	Mult1	

Register result status:							
Clock		F0	F2	F4	F6	F8	F10 F12 ... F30
9	FU	Mult1	M(A2)		Add2	(M-M)	Mult2



Copyright © 2012, Elsevier Inc. All rights reserved.

27

Instruction status:							
Instruction	j	k	Issue	Exec	Write		
LD F6	34+	R2	1	3	4		
LD F2	45+	R3	2	4	5		
MULTD F0	F2	F4	3				
SUBD F8	F6	F2	4	7	8		
DIVD F10	F0	F6	5				
ADDD F6	F8	F2	6	10			

Reservation Stations:							
Time	Name	Busy	Op	S1 Vj	S2 Vk	RS Qj	RS Qk
	Add1	No					
0	Add2	Yes	ADDD	(M-M)	M(A2)		
	Add3	No					
5	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD		M(A1)	Mult1	

Register result status:							
Clock		F0	F2	F4	F6	F8	F10 F12 ... F30
10	FU	Mult1	M(A2)		Add2	(M-M)	Mult2

- Add2 (ADDD) completing; what is waiting for it?



Copyright © 2012, Elsevier Inc. All rights reserved.

28

Instruction status:						
Instruction	j	k	Issue	Exec	Write	
				Comp	Result	
LD	F6	34+	R2	1	3	4
LD	F2	45+	R3	2	4	5
MULTD	F0	F2	F4	3		
SUBD	F8	F6	F2	4	7	8
DIVD	F10	F0	F6	5		
ADDD	F6	F8	F2	6	10	11

Reservation Stations:						
Time	Name	Busy	Op	S1	S2	RS
				Vj	Vk	Qj
	Add1	No				
	Add2	No				
	Add3	No				
4	Mult1	Yes	MULTD M(A2)	R(F4)		
	Mult2	Yes	DIVD	M(A1)	Mult1	

Register result status:									
Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
11	FU	Mult1	M(A2)	(M-M+N)	(M-M)	Mult2			

• Write result of ADDD here?
• All quick instructions complete in this cycle!



Instruction status:						
Instruction	j	k	Issue	Exec	Write	
				Comp	Result	
LD	F6	34+	R2	1	3	4
LD	F2	45+	R3	2	4	5
MUL TD	F0	F2	F4	3		
SUBD	F8	F6	F2	4	7	8
DIVD	F10	F0	F6	5		
ADDD	F6	F8	F2	6	10	11

Reservation Stations:						
Time	Name	Busy	Op	S1	S2	RS
				Vj	Vk	Qj
	Add1	No				
	Add2	No				
	Add3	No				
3	Mult1	Yes	MUL TD M(A2)	R(F4)		
	Mult2	Yes	DIVD	M(A1)	Mult1	

Register result status:									
Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
12	FU	Mult1	M(A2)	(M-M+N)	(M-M)	Mult2			



Instruction status:							
Instruction	j	k	Issue	Exec	Write		
LD	F6	34+	R2	1	3	4	
LD	F2	45+	R3	2	4	5	
MUL TD	F0	F2	F4	3			
SUBD	F8	F6	F2	4	7	8	
DIVD	F10	F0	F6	5			
ADDD	F6	F8	F2	6	10	11	

Reservation Stations:							
Time	Name	Busy	Op	S1	S2	RS	RS
	Add1	No					
	Add2	No					
	Add3	No					
2	Mult1	Yes	MUL TD M(A2)	R(F4)			
	Mult2	Yes	DIVD		M(A1) Mult1		

Register result status:											
Clock			F0	F2	F4	F6	F8	F10	F12	...	F30
13		FU	Mult1	M(A2)		(M-M+M)	(M-M)	Mult2			

Instruction status:							
Instruction	j	k	Issue	Exec	Write		
LD	F6	34+	R2	1	3	4	
LD	F2	45+	R3	2	4	5	
MUL TD	F0	F2	F4	3			
SUBD	F8	F6	F2	4	7	8	
DIVD	F10	F0	F6	5			
ADDD	F6	F8	F2	6	10	11	

Reservation Stations:							
Time	Name	Busy	Op	S1	S2	RS	RS
	Add1	No					
	Add2	No					
	Add3	No					
1	Mult1	Yes	MUL TD M(A2)	R(F4)			
	Mult2	Yes	DIVD		M(A1) Mult1		

Register result status:											
Clock			F0	F2	F4	F6	F8	F10	F12	...	F30
14		FU	Mult1	M(A2)		(M-M+M)	(M-M)	Mult2			

Instruction	j	k	Issue	Exec		Write		Busy	Address
				Comp	Result				
LD	F6	34+	R2	1	3	4		Load1	No
LD	F2	45+	R3	2	4	5		Load2	No
MULTD	F0	F2	F4	3	15	16		Load3	No
SUBD	F8	F6	F2	4	7	8			
DIVD	F10	F0	F6	5					
ADDD	F6	F8	F2	6	10	11			

Reservation Stations:

Time	Name	Busy	Op	S1		RS	
				Vj	Vk	Qj	Qk
	Add1	No					
	Add2	No					
	Add3	No					
0	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD		M(A1)	Mult1	

Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
15	FU	Mult1	M(A2)		(M-M+N)	(M-M)	Mult2		

- Mult1 (MULTD) completing; who is waiting for it?



Instruction	j	k	Issue	Exec		Write		Busy	Address
				Comp	Result				
LD	F6	34+	R2	1	3	4		Load1	No
LD	F2	45+	R3	2	4	5		Load2	No
MULTD	F0	F2	F4	3	15	16		Load3	No
SUBD	F8	F6	F2	4	7	8			
DIVD	F10	F0	F6	5					
ADDD	F6	F8	F2	6	10	11			

Reservation Stations:


Time	Name	Busy	Op	S1		RS	
				Vj	Vk	Qj	Qk
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	No					
40	Mult2	Yes	DIVD	M*F4	M(A1)		

Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
16	FU	M*F4	M(A2)		(M-M+N)	(M-M)	Mult2		

- Just waiting for Mult2 (DIVD) to complete





<i>Instruction status:</i>			<i>Issue</i>	<i>Comp</i>	<i>Result</i>	<i>Busy</i>	<i>Address</i>	
LD	F6	34+	R2	1	3	4	Load1	No
LD	F2	45+	R3	2	4	5	Load2	No
MUL TD	F0	F2	F4	3	15	16	Load3	No
SUBD	F8	F6	F2	4	7	8		
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2	6	10	11		

<i>Reservation Stations:</i>			<i>S1</i>	<i>S2</i>	<i>RS</i>	<i>RS</i>	
<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	No					
1	Mult2	Yes	DIVD	M*F4	M(A1)		

<i>Clock</i>	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
<i>FU</i>	M*F4	M(A2)		(M-M+V)	(M-M)	Mult2			



<i>Instruction status:</i>						
Instruction	j	k	Issue	Exec	Write	
LD	F6	34+	R2	1	3	4
LD	F2	45+	R3	2	4	5
MULTD	F0	F2	F4	3	15	16
SUBD	F8	F6	F2	4	7	8
DIVD	F10	F0	F6	5	56	
ADDD	F6	F8	F2	6	10	11

<i>Reservation Stations:</i>						
Time	Name	Busy	Op	S1	S2	RS
	Add1	No				
	Add2	No				
	Add3	No				
	Mult1	No				
0	Mult2	Yes	DIVD	M*F4	M(A1)	

<i>Register result status:</i>						
Clock	F0	F2	F4	F6	F8	F10 ... F30
56	FU	M*F4	M(A2)	(M-M+N)	(M-M)	Mult2

<i>Instruction status:</i>						
Instruction	j	k	Issue	Exec	Write	
LD	F6	34+	R2	1	3	4
LD	F2	45+	R3	2	4	5
MULTD	F0	F2	F4	3	15	16
SUBD	F8	F6	F2	4	7	8
DIVD	F10	F0	F6	5	56	
ADDD	F6	F8	F2	6	10	11

<i>Reservation Stations:</i>						
Time	Name	Busy	Op	S1	S2	RS
	Add1	No				
	Add2	No				
	Add3	No				
	Mult1	No				
0	Mult2	Yes	DIVD	M*F4	M(A1)	

<i>Register result status:</i>						
Clock	F0	F2	F4	F6	F8	F10 ... F30
56	FU	M*F4	M(A2)	(M-M+N)	(M-M)	Result

- Once again: In-order issue, out-of-order execution and out-of-order completion.

Tomasulo's Algorithm

- Load and stores could be done out of order provided they access different memory locations
- If they access same location, must preserve order (WAR, RAW, or WAW).
- If address calculation is done in program order, load/store can check if any uncompleted load/store share the same address
- Either wait or forward if possible.