

## Cache Performance

- $\text{CPUtime} = \text{Instruction count} \times \text{CPI} \times \text{Clock cycle time}$
- $\text{CPI}_{\text{execution}} = \text{CPI with ideal memory}$
- $\text{CPI} = \text{CPI}_{\text{execution}} + \text{Mem Stall cycles per instruction}$
- $\text{Mem Stall cycles per instruction} =$   
 $\text{Mem accesses per instruction} \times \text{Miss rate} \times \text{Miss penalty}$
- $\text{CPUtime} = \text{Instruction Count} \times (\text{CPI}_{\text{execution}} +$   
 $\text{Mem Stall cycles per instruction}) \times \text{Clock cycle time}$
- $\text{CPUtime} = \text{IC} \times (\text{CPI}_{\text{execution}} + \text{Mem accesses per instruction} \times$   
 $\text{Miss rate} \times \text{Miss penalty}) \times \text{Clock cycle time}$
- $\text{Misses per instruction} = \text{Memory accesses per instruction} \times \text{Miss rate}$
- $\text{CPUtime} = \text{IC} \times (\text{CPI}_{\text{execution}} + \text{Misses per instruction} \times \text{Miss penalty}) \times$   
 $\text{Clock cycle time}$

## Cache Performance

- Assuming the following execution and cache parameters:
  - Cache miss penalty = 50 cycles
  - Normal instruction execution CPI ignoring memory stalls = 2.0 cycles
  - Miss rate = 2%
  - Average memory references/instruction = 1.33
- $\text{CPU time} = \text{IC} \times [\text{CPI}_{\text{execution}} + \text{Memory accesses/instruction} \times \text{Miss rate} \times \text{Miss penalty}] \times \text{Clock cycle time}$
- $\text{CPUtime with cache} = \text{IC} \times (\text{2.0} + (1.33 \times 2\% \times 50)) \times \text{clock cycle time}$
- $= \text{IC} \times 3.33 \times \text{Clock cycle time}$
- *Lower CPI execution increases the impact of cache miss clock cycles*

## Cache Performance

- Suppose a CPU executes at Clock Rate = 200 MHz (5 ns per cycle) with a single level of cache.
- $CPI_{\text{execution}} = 1.1$
- Instruction mix: 50% arith/logic, 30% load/store, 20% control
- Assume a cache miss rate of 1.5% and a miss penalty of 50 cycles.
- $CPI = CPI_{\text{execution}} + \text{mem stalls per instruction}$
- Mem Stalls per instruction =
- Mem accesses per instruction x Miss rate x Miss penalty
- Mem accesses per instruction =  $1 + .3 = 1.3$
- Mem Stalls per instruction =  $1.3 \times .015 \times 50 = 0.975$
- $CPI = 1.1 + .975 = 2.075$
- The ideal memory CPU with no misses is  $2.075/1.1 = 1.88$  times faster

## Cache Performance

- Suppose for the previous example we double the clock rate to 400 MHz, how much faster is this machine, assuming similar miss rate, instruction mix?
- Since memory speed is not changed, the miss penalty takes more CPU cycles:
- Miss penalty =  $50 \times 2 = 100$  cycles.
- $CPI = 1.1 + 1.3 \times .015 \times 100 = 1.1 + 1.95 = 3.05$
- Speedup =  $(CPI_{\text{old}} \times C_{\text{old}}) / (CPI_{\text{new}} \times C_{\text{new}})$
- $= 2.075 \times 2 / 3.05 = 1.36$
- The new machine is only 1.36 times faster rather than 2 times faster due to the increased effect of cache misses.
- *CPUs with higher clock rate, have more cycles per cache miss and more memory impact on CPI.*

## Cache Performance

- Suppose a CPU uses separate level one (L1) caches for instructions and data (Harvard memory architecture) with different miss rates for instruction and data access:

- $CPI_{\text{execution}} = 1.1$
- Instruction mix: 50% arith/logic, 30% load/store, 20% control
- Assume a cache miss rate of 0.5% for instruction fetch and a cache data miss rate of 6%.
- A cache hit incurs no stall cycles while a cache miss incurs 200 stall cycles for both memory reads and writes. Find the resulting CPI using this cache? How much faster is the CPU with ideal memory?

$$CPI = CPI_{\text{execution}} + \text{mem stalls per instruction}$$

$$\text{Mem Stall cycles per instruction} = \frac{\text{Instruction Fetch Miss rate} \times \text{Miss Penalty}}{\text{Data Memory Accesses Per Instruction}} + \frac{\text{Data Miss Rate} \times \text{Miss Penalty}}{\text{Data Memory Accesses Per Instruction}}$$

$$\text{Mem Stall cycles per instruction} = 1 \times 0.5/100 \times 200 + 0.3 \times 6/100 \times 200 = 1 + 3.6 = 4.6$$

$$CPI = CPI_{\text{execution}} + \text{mem stalls per instruction} = 1.1 + 4.6 = 5.7$$

The CPU with ideal cache (no misses) is  $5.7/1.1 = 5.18$  times faster

With no cache the CPI would have been  $= 1.1 + 1.3 \times 200 = 261.1$

## Cache Performance

Size	Instruction cache	Data cache	Unified cache
1 KB	3.06%	24.61%	13.34%
2 KB	2.26%	20.57%	9.78%
4 KB	1.78%	15.94%	7.24%
8 KB	1.10%	10.19%	4.57%
16 KB	0.64%	6.47%	2.87%
32 KB	0.39%	4.82%	1.99%
64 KB	0.15%	3.77%	1.35%
128 KB	0.02%	2.88%	0.95%

## Write Policy

- 1 Write Through: Data is written to both the cache block and to a block of main memory.
  - The lower level always has the most updated data; an important feature for I/O and multiprocessing.
  - Easier to implement than write back.
  - A write buffer is often used to reduce CPU write stall while data is written to memory.
- 2 Write back: Data is written or updated only to the cache block. The modified or dirty cache block is written to main memory when it's being replaced from cache.
  - Writes occur at the speed of cache
  - A status bit called a dirty or modified bit, is used to indicate whether the block was modified while in cache; if not the block is not written back to main memory when replaced.
  - Uses less memory bandwidth than write through.

## Write Policy

### Write Allocate:

The cache block is loaded on a write miss followed by write hit actions.

### No-Write Allocate:

The block is modified in the lower level (lower cache level, or main memory) and not loaded into cache.

## Example

- Which has a lower miss rate 16KB cache for both instruction or data, or a combined 32KB cache? (0.64%, 6.47%, 1.99%).
- Assume hit=1cycle and miss =50 cycles. 75% of memory references are instruction fetch. *reads*
- Miss rate of split cache= $0.75 \times 0.64\% + 0.25 \times 6.47\% = 2.1\%$
- Slightly worse than 1.99% for combined cache. But, what about average memory access time?
- Split cache:  $75\%(1 + 0.64\% \times 50) + 25\%(1 + 6.47\% \times 50) = 2.05$  cycles.
- Combined cache:  $75\%(1 + 1.99\% \times 50) + 25\%(1 + 1.99\% \times 50) = 2.24$ 

Extra cycle for load/store

## Example

- A CPU with  $CPI_{\text{execution}} = 1.1$  Mem accesses per instruction = 1.3
- Uses a unified L1 Write Through, No Write Allocate, with:
  - No write buffer.
  - Perfect Write buffer
  - A realistic write buffer that eliminates 85% of write stalls
- Instruction mix: 50% arith/logic, 15% load, 15% store, 20% control
- Assume a cache miss rate of 1.5% and a miss penalty of 50 cycles.
 
$$CPI = CPI_{\text{execution}} + \text{mem stalls per instruction}$$

$$\% \text{ reads} = 1.15/1.3 = 88.5\% \quad \% \text{ writes} = .15/1.3 = 11.5\%$$

## Example

- A CPU with  $CPI_{\text{execution}} = 1.1$  uses a unified L1 with write back, with write allocate, and the probability a cache block is dirty = 10%
- Instruction mix: 50% arith/logic, 15% load, 15% store, 20% control
- Assume a cache miss rate of 1.5% and a miss penalty of 50 cycles.

*Handwritten notes:*  
 $1.3 \text{ mem accs / inst}$   
 $50 + 50$   
 $\frac{1.5}{100} (1.3 \times 50 \times 0.9 + 1.3 \times 0.1 \times 100)$

## Example

- CPU with  $CPI_{\text{execution}} = 1.1$  running at clock rate = 500 MHz
- 1.3 memory accesses per instruction.
- $L_1$  cache operates at 500 MHz with a miss rate of 5%
- $L_2$  cache operates at 250 MHz with local miss rate 40%, ( $T_2 = 2$  cycles)
- Memory access penalty,  $M = 100$  cycles. Find CPI.

*Handwritten formula:*  
 $1.3 \left( \frac{5}{100} \times 0.6 \times 2 + \frac{5}{100} \times 0.4 \times 100 \right)$

## Example

- CPU with  $CPI_{\text{execution}} = 1.1$  running at clock rate = 500 MHz
- 1.3 memory accesses per instruction.
- For  $L_1$  :
  - Cache operates at 500 MHz with a miss rate of  $1 - H_1 = 5\%$
  - Write through to  $L_2$  with perfect write buffer with write allocate
- For  $L_2$ :
  - Cache operates at 250 MHz with local miss rate  $1 - H_2 = 40\%$ , ( $T_2 = 2$  cycles)
  - Write back to main memory with write allocate
  - Probability a cache block is dirty = 10%
- Memory access penalty,  $M = 100$  cycles. Find CPI.

$$0.05 (0.6 \times 2 + 0.4 \times 0.9 \times 100 + 0.4 \times 0.1 \times 700)$$

## Example

- CPU with  $CPI_{\text{execution}} = 1.1$  running at clock rate = 500 MHz
- 1.3 memory accesses per instruction.
- $L_1$  cache operates at 500 MHz with a miss rate of 5%
- $L_2$  cache operates at 250 MHz with a local miss rate 40%, ( $T_2 = 2$  cycles)
- $L_3$  cache operates at 100 MHz with a local miss rate 50%, ( $T_3 = 5$  cycles)
- Memory access penalty,  $M = 100$  cycles. Find CPI.

HW

## Cache Miss

- Compulsory: The very first access to a block is always a miss— Occurs even if you have an infinite cache
- Capacity: The cache is not big enough to hold all the blocks required for the execution of the program— A bigger cache helps
- Conflict: If not a fully associative, a block may be discarded and brought back again.

## Memory Hierarchy Basics

- Six basic cache optimizations:
  - Larger block size
    - Reduces compulsory misses
    - Increases capacity and conflict misses, increases miss penalty
  - Larger total cache capacity to reduce miss rate
    - Increases hit time, increases power consumption
  - Higher associativity
    - Reduces conflict misses
    - Increases hit time, increases power consumption
  - Higher number of cache levels
    - Reduces overall memory access time
  - Giving priority to read misses over writes
    - Reduces miss penalty
  - Avoiding address translation in cache indexing
    - Reduces hit time




## Ten Advanced Optimizations

- Small and simple first level caches
- Way Prediction
- Pipelined caches
- Non-blocking cache
- Multibanked cache
- Critical word first
- Merging write buffer
- Compiler optimization
- Hardware prefetching
- Compiler prefetching

## Small and Simple


- No mux in the critical path of a direct mapped cache.
- Bigger cache means more energy.
- CACTI – An idea for the project/paper review
- Many processors takes at least 2 clock cycles to access the cache, longer hit time may not be that critical
- The use of a virtual index cache, limits the cache size to page size  $\times$  associativity (recently a trend to increase associativity).

## L1 Size and Associativity



Access time vs. size and associativity

## L1 Size and Associativity



Energy per read vs. size and associativity

## Way Prediction

- To improve hit time, predict the way to pre-set mux
  - Mis-prediction gives longer hit time
  - Prediction accuracy
    - > 90% for two-way
    - > 80% for four-way
    - I-cache has better accuracy than D-cache
  - First used on MIPS R10000 in mid-90s
  - Used on ARM Cortex-A8
- Extend to predict block as well
  - “Way selection”
  - Increases mis-prediction penalty

## Pipelining Cache

- Pipeline cache access to improve bandwidth
  - Examples:
    - Pentium: 1 cycle
    - Pentium Pro – Pentium III: 2 cycles
    - Pentium 4 – Core i7: 4 cycles
- Increases branch miss-prediction penalty (longer pipeline).
- Makes it easier to increase associativity



## Critical Word First, Early Restart

- Critical word first
  - Request missed word from memory first
  - Send it to the processor as soon as it arrives
- Early restart
  - Request words in normal order
  - Send missed work to the processor as soon as it arrives
- Effectiveness of these strategies depends on block size and likelihood of another access to the portion of the block that has not yet been fetched

## Merging Write Buffer

- When storing to a block that is already pending in the write buffer, update write buffer
- Reduces stalls due to full write buffer
- Do not apply to I/O addresses

Write address	V	V	V	V
100	1	Mem[100]	0	0
108	1	Mem[108]	0	0
116	1	Mem[116]	0	0
124	1	Mem[124]	0	0

No write  
buffering

Write address	V	V	V	V
100	1	Mem[100]	1	Mem[108]
	0	0	0	Mem[116]
	0	0	0	Mem[124]
	0	0	0	0


Write buffering

## Compiler Optimizations

- Loop Interchange
  - Swap nested loops to access memory in sequential order (row major access)
- Blocking
  - Instead of accessing entire rows or columns, subdivide matrices into blocks
  - Requires more memory accesses but improves locality of accesses

## Hardware Prefetching

- Fetch two blocks on miss (include next sequential block) (the 2<sup>nd</sup> one goes to instruction stream buffer, must be checked if found do not go to cache).



Pentium 4 Pre-fetching

## Compiler Prefetching

- Insert prefetch instructions before data is needed
- Non-faulting: prefetch doesn't cause exceptions
- Register prefetch
  - Loads data into register
- Cache prefetch
  - Loads data into cache
- Combine with loop unrolling and software pipelining

## Summary

Technique	Hit time	Bandwidth	Miss penalty	Miss rate	Power consumption	Hardware cost/complexity	Comment
Small and simple caches	+			-	+	0	Trivial; widely used
Way-predicting caches	+				+	1	Used in Pentium 4
Pipelined cache access	-	+				1	Widely used
Nonblocking caches		+	+			3	Widely used
Banked caches		+			+	1	Used in L2 of both i7 and Cortex-A8
Critical word first and early restart			+			2	Widely used
Merging write buffer			+			1	Widely used with write through
Compiler techniques to reduce cache misses				+		0	Software is a challenge, but many compilers handle common linear algebra calculations
Hardware prefetching of instructions and data			+	+	-	2 instr., 3 data	Most provide prefetch instructions; modern high-end processors also automatically prefetch in hardware.
Compiler-controlled prefetching			+	+		3	Needs nonblocking cache; possible instruction overhead; in many CPUs

**Figure 2.11** Summary of 10 advanced cache optimizations showing impact on cache performance, power consumption, and complexity. Although generally a technique helps only one factor, prefetching can reduce misses if done sufficiently early; if not, it can reduce miss penalty. + means that the technique improves the factor, - means it hurts that factor, and blank means it has no impact. The complexity measure is subjective, with 0 being the easiest and 3 being a challenge.