

The slide has a blue header bar with the Morgan Kaufmann Publishers logo (MK) on the left, the text "COMPUTER ORGANIZATION AND DESIGN" and "The Hardware/Software Interface" in the center, and a red circular badge with the number "4" and the words "FOURTH EDITION" on the right. Below the header, the text "Chapter 3" is displayed in a large font, followed by "Arithmetic for Computers" in a smaller font, separated by a horizontal line. The main content area contains a list of topics under the heading "Arithmetic for Computers". A vertical label "S3.1 Introduction" is positioned on the right side of the slide. The Morgan Kaufmann Publishers logo (MK) is located in the bottom left corner, and the text "Chapter 3 — Arithmetic for Computers — 2" is in the bottom right corner.

## Arithmetic for Computers

- Operations on integers
  - Addition and subtraction
  - Multiplication and division
  - Dealing with overflow
- Floating-point real numbers
  - Representation and operations

S3.1 Introduction

Morgan Kaufmann Publishers logo (MK)

Chapter 3 — Arithmetic for Computers — 2

## Integer Addition

§3.2 Addition and Subtraction

- Example: 7 + 6

		(0)	(0)	(1)	(1)	(0)	(Carries)
...	0	0	0	1	1	1	1
...	0	0	0	1	1	1	0
...	(0)	0	(0)	0	1	(1)	1

- Overflow if result out of range
  - Adding +ve and -ve operands, no overflow
  - Adding two +ve operands
    - Overflow if result sign is 1
  - Adding two -ve operands
    - Overflow if result sign is 0


Chapter 3 — Arithmetic for Computers — 3

## Integer Subtraction

- Add negation of second operand
- Example: 7 - 6 = 7 + (-6)

+7:	0000 0000 ... 0000 0111	0000000110
<u>-6:</u>	<u>1111 1111 ... 1111 1010</u>	1111111001
+1:	0000 0000 ... 0000 0001	<u>1</u>
		1111111010

- Overflow if result out of range
  - Subtracting two +ve or two -ve operands, no overflow
  - Subtracting +ve from -ve operand
    - Overflow if result sign is 0
  - Subtracting -ve from +ve operand
    - Overflow if result sign is 1


Chapter 3 — Arithmetic for Computers — 4

## Dealing with Overflow

- Some languages (e.g., C) ignore overflow
  - Use MIPS addu, addui , subu instructions
- Other languages (e.g., Ada, Fortran) require raising an exception
  - Use MIPS add, addi , sub instructions
  - On overflow, invoke exception handler
    - Save PC in exception program counter (EPC) register
    - Jump to predefined handler address
    - mfc0 (move from coprocessor reg) instruction can retrieve EPC value, to return after corrective action



## Arithmetic for Multimedia

- Graphics and media processing operates on vectors of 8-bit and 16-bit data
  - Use 64-bit adder, with partitioned carry chain
    - Operate on 8×8-bit, 4×16-bit, or 2×32-bit vectors
  - SIMD (single-instruction, multiple-data)
- Saturating operations
  - On overflow, result is largest representable value
    - c.f. 2s-complement modulo arithmetic
  - E.g., clipping in audio, saturation in video



## Multiplication

§3.3 Multiplication

- Start with long-multiplication approach

**multiplicand** → 1000  
**multiplier** → 1001  
 ×  
 1000  
 0000  
 0000  
 1000  
 -----  
**product** → 1001000

Length of product is the sum of operand lengths


Chapter 3 — Arithmetic for Computers — 7

## Multiplication Hardware

Chapter 3 — Arithmetic for Computers — 8

## Optimized Multiplier

- Perform steps in parallel: add/shift




- One cycle per partial-product addition
  - That's ok, if frequency of multiplications is low



## Faster Multiplier

- Uses multiple adders
  - Cost/performance tradeoff



- Can be pipelined
  - Several multiplication performed in parallel




## MIPS Multiplication

- Two 32-bit registers for product
  - HI: most-significant 32 bits
  - LO: least-significant 32-bits
- Instructions
  - `mult rs, rt / multu rs, rt`
    - 64-bit product in HI/LO
  - `mfhi rd / mflo rd`
    - Move from HI/LO to rd
    - Can test HI value to see if product overflows 32 bits
  - `mul rd, rs, rt`
    - Least-significant 32 bits of product → rd





## Division

§3.4 Division



- Check for 0 divisor
- Long division approach
  - If divisor ≤ dividend bits
    - 1 bit in quotient, subtract
  - Otherwise
    - 0 bit in quotient, bring down next dividend bit
- Restoring division
  - Do the subtract, and if remainder goes < 0, add divisor back
- Signed division
  - Divide using absolute values
  - Adjust sign of quotient and remainder as required





## Faster Division

- Can't use parallel hardware as in multiplier
  - Subtraction is conditional on sign of remainder
- Faster dividers (e.g. SRT division) generate multiple quotient bits per step
  - Still require multiple steps



## MIPS Division

- Use HI/LO registers for result
  - HI: 32-bit remainder
  - LO: 32-bit quotient
- Instructions
  - `div rs, rt` / `divu rs, rt`
  - No overflow or divide-by-0 checking
    - Software must perform checks if required
  - Use `mfhi`, `mflo` to access result

