M<	Computer Architecture A Quantitative Approach, Fifth Edition	
	Chapter 3	
K	Instruction-Level Parallelism and Its Exploitation	
M<	Copyright © 2012, Elsevier Inc. All rights reserved.	1











Data Dependence					
<ul> <li>Loop:</li> <li></li> <li></li> </ul>	L.D ADD.D S.D DADDUI BNE	F0,0(R1) F4,F0,F2 F4,0(R1) R1,R1,#-8 R1,R2,Loop			
M<	Copyright © 2012, Elsevier Inc. All rights reserved.				







Examp	les	Introdu		
Example 1: DADDU F BEQZ F DSUBU F L: OR F	<ul> <li>OR instruction dependent on DADDU and DSUBU</li> <li>Preserving the order alone is not sufficient (must have the correct value in R1)</li> </ul>	ction		
• Example 2: DADDU F BEQZ F DSUBU F DADDU F Skip: OR F	R1,R2,R3Assume R4 isn't used afterK12,skipskipK4,R5,R6Possible to move DSUBUK5,R4,R9before the branchK7,R8,R9State of the branch			
Copyright © 2012, Elsevier Inc. All rights reserved. 10				







Pip	eline	e Stal	ls	
Loop:	L.D stall ADD.D stall stall S.D DADDL stall (as	F0,0(R1) F4,F0,F2 F4,0(R1) II R1,R1,#-8 isume intege	r load latency is 1)	1 2 3 4 5 6 7 8
Inste	BNE	R1,R2,Loo	D	9
FP A	LU on	aucing result	Another FP ALU on	3
FP A	LU op		Store double	2
Load	l double		FP ALU op	1
Logd	Idouble		Store double	0



Schedul Loop: I	ed code: L.D F0,0(R1) DADDUI R1,R1,#-8 ADD.D F4,F0,F2 stall stall S.D F4,8(R1) BNE R1,R2,Loop		1 2 3 4 5 6 7
Instruc			, ·
	tion producing result	Instruction using result	Latency in clock cycles
FP ALU	Jop	Another FP ALU op	3
FP ALU	Jop	Store double	2
Load do	ouble	FP ALU op	I
Load do	ouble	Store double	0















## Loop Level Parallelsim

- Loop-carried Dependence: A data dependence between different loop iterations (data produced in earlier iteration used in a later one).
- LLP analysis is important in software optimizations such as loop unrolling since it usually requires loop iterations to be independent.
- LLP analysis is normally done at the source code level or close to it since assembly language and target machine code generation introduces loop-carried name dependence in the registers used for addressing and incrementing. Instruction level parallelism (ILP) analysis, on the other hand,
- is usually done when instructions are generated by the compiler

M< Copyright © 2012, Elsevier Inc. All rights reserved.









## **Finding Dependence**

M<

- Finding dependences in the program is very important for renaming and executing instructions in parallel.
- Arrays and pointers makes finding dependences very difficult.
- Assume array indices are *affine*, which means on the form *ai+b* where *a* and *b* are constant.
- GCD test can be used to detect dependences.

Copyright © 2012, Elsevier Inc. All rights reserved.









## **Dependence** Analysis • Dependence analysis is a very important tool for exploiting LLP, it can not be used in these situations Objects are referenced using pointers Array indexing using another array a[b[i]] Dependence may exist for some values of input, but in reality the input never takes these values. When we want to know more than the possibility of dependence (which write causes it?) Dependence analysis across procedure boundaries Copyright © 2012, Elsevier Inc. All rights reserved.

M<

## **Dependence Analysis**

- Sometimes, points-to analysis might help.
- We might be able to answer simpler questions, or get some hints.
- Do 2 pointers point to the same list?
- Type information
- Information derived when the object was allocated
- Pointer assignments

M<

Copyright © 2012, Elsevier Inc. All rights reserved.





Software Piplines			
Loop:	L.D ADD.D S.D DADDUI BNE	F0,0(R1) F4,F0,F2 F4,0(R1) R1,R1,#-8	
Before: Unrolled 3 times 1 L.D F0,0(R1) 2 ADD.D F4,F0,F2 3 S.D F4,0(R1) 4 L.D F0,-8(R1) 5 ADD.D F4,F0,F2 6 S.D F4,-8(R1) 7 L.D F0,-16(R1) 8 ADD.D F4,F0,F2 9 S.D F4,-16(R1) 10 DADDUT R1,R1,#-24 11 BNE R1,R2,LOOP	After: So L.I ADD L.J 1 S.I 2 ADD 3 L.I 4 DAL 5 ENRE S.D ADD S.I	<pre>ftware Pipelined Version         F0,0(R1)         F4,F0,F2         F0,-8(R1)         F4,0(R1) ;Stores M[i]         F4,0(R1);Joads to M[i-1]         F0,-16(R1);Joads M[i-2]         DUI R1,R1,#=8         R1,R2,LOOP         F4,0(R1)         F4,F0,F2         F4,-8(R1)</pre>	
Copyright © 2012, Elsevier Inc. All rights reserved. 29			





