




Exam	ples		Introduction		
Example DADDU BEQZ DSUBU L: OR	<u>1:</u> R1,R2,R3 R4,L R1,R1,R6 R7,R1,R8	 OR instruction dependent on DADDU and DSUBU Preserving the order alone is not sufficient (must have the correct value in R1) 	Iction		
 Example DADDU BEQZ DSUBU DADDU skip: OR 	2: R1,R2,R3 R12,skip R4,R5,R6 R5,R4,R9 R7,R8,R9	 Assume R4 isn't used after skip Possible to move DSUBU before the branch 			
Copyright © 2012, Elsevier Inc. All rights reserved. 10					





	e Stal	13	
L.D	F0.0(R1)		1
stall	- / - (2
ADD.D	F4,F0,F2		3
stall			4
stall			5
S.D	F4,0(R1)		6
DADDUI R1,R1,#-8 stall (assume integer load latency is 1)		7	
		8	
BNE	R1,R2,Loop	0	9
ction proc	lucing result	Instruction using result	Latency in clock cycles
.U op		Another FP ALU op	3
.U op		Store double	2
louble		FP ALU op	1
louble		Store double	0
	stall ADD.D stall stall S.D DADDU stall (as BNE	stall ADD.D F4,F0,F2 stall S.D F4,0(R1) DADDUI R1,R1,#-8 stall (assume intege BNE R1,R2,Loop ction producing result .U op .U op double	stall ADD.D F4,F0,F2 stall stall S.D F4,0(R1) DADDUI R1,R1,#-8 stall (assume integer load latency is 1) BNE R1,R2,Loop ction producing result Instruction using result .U op Another FP ALU op .U op Store double .double FP ALU op


Scheduled code:		
.oop: L.D F0,0(R1)		1
DADDUI R1,R1,#-8		2
ADD.D F4,F0,F2		3
stall		4
stall		5
S.D F4,8(R1) BNE R1,R2,Loop		6 7
Instruction producing result	Instruction using result	Latency in clock cycles
FP ALU op	Another FP ALU op	3
FP ALU op	Store double	2
Load double	FP ALU op	1
Load double	Store double	0









































Software Piplines						
	Loop:	ADD.D F S.D F	0,0(R1) 4,F0,F2 4,0(R1) 1,R1,#-8			
1 L.D 2 ADD 3 S.D 4 L.D 5 ADD 6 S.D 7 L.D 8 ADD 9 S.D	.D F4,F0,F2 F4,0(R1) F0,-8(R1) .D F4,F0,F2 F4,-8(R1) F0,-16(R1) .D F4,F0,F2 F4,-16(R1) DUI R1,R1,#-24	After: Softw L.D ADD.I L.D 1 S.D 2 ADD.I 3 L.D 4 DADDU 5 BNE S.D ADDD S.D	<pre>F0,-8(R1) F4,0(R1) ;Stores M[i] F4,F0,F2 ;Adds to M[i-1] F0,-16(R1);Loads M[i-2] UI R1,R1,#-8 R1,R2,LOOP F4, 0(R1) F4,F0,F2</pre>			
M<	Copyright © 2012, Elsevier Inc. All rights reserved. 29					

