



			Row access	strobe (RAS)		
Production year	Chip size	DRAM Type	Slowest DRAM (ns)	Fastest DRAM (ns)	Column access strobe (CAS) data transfer time (ns)	/ Cycle time (ns)
1980	64K bit	DRAM	180	150	75	250
1983	256K bit	DRAM	150	120	50	220
1986	1M bit	DRAM	120	100	- 25	190
1989	4M bit	DRAM	100	80	20	165
1992	16M bit	DRAM	80	60	15	120
1996	64M bit	SDRAM	70	50	12	110
1998	128M bit	SDRAM	70	50	10	100
2000	256M bit	DDR1	65	45	7	90
2002	512M bit	DDR1	60	40	5	80
2004	1G bit	DDR2	55	35	5	70
2006	2G bit	DDR2	50	30	2.5	60
2010	4G bit	DDR3	36	28	1	37
2012	8G bit	DDR3	30	24	0.5	31
nance improveme 986 accompanies nodes in the mid- or blocks of data; v	nt of row acce d the switch f 1990s and SDF we discuss this	ss time is about rom NMOS DR RAMs in the late s later in this sec	t 5% per year. AMs to CMOS 1990s has sig tion when we	The improver DRAMs. The Inificantly cor talk about SI	vcle time is defined on page 9 nent by a factor of 2 in column i introduction of various bur mplicated the calculation of a DRAM access time and power. is forms of DRAMs in the next	n access in st transfer ccess time The DDR4

Standard	Clock rate (MHz)	M transfers per second	DRAM name	MB/sec /DIMM	DIMM name			
DDR	133 266		DDR266	2128	PC2100			
DDR	150	300	DDR300	2400	PC2400			
DDR	200	400	DDR400		PC3200			
DDR2	266	533	DDR2-533	4264	PC4300			
DDR2	333	667	DDR2-667	5336	PC5300			
DDR2	400	800	DDR2-800	6400	PC6400			
DDR3	533	1066	DDR3-1066	8528	PC8500			
DDR3	666	1333	DDR3-1333	10,664	PC10700			
DDR3	800	1600	DDR3-1600	12,800	PC12800			
DDR4	1066-1600	2133-3200	DDR4-3200	17,056-25,600	PC25600			
ship betwee umn in the r number is us as four num What does tl address (RAS akes 9 ns fo on every clo	n the columns. The th hame of the DRAM ch sed in the name of the bers, which are specif his mean? With a 1 ns 5 time), 9 ns for colum r precharge but happ ck on both edges, wh	Ith, and names of DDR DF ird column is twice the sec- ip. The fifth column is eigh DIMM. Although not show ied by the DDR standard. I clock (clock cycle is one-ha nn access to data (CAS tim ens only when the reads fr en the first RAS and CAS I. DDR4 will be produced ir	ond, and the four t times the third on in this figure, D For example, DDF If the transfer rate e), and a minimu om that row are f times have elaps	th uses the number column, and a round IDRs also specify late R3-2000 CL 9 has late e), this indicate 9 ns f m read time of 28 n înished. In burst moo ed. Furthermore, the	from the third col- ded version of this ncy in clock cycles encies of 9-9-9-28. For row to columns s. Closing the row de, transfers occur e precharge in not			

Copyright © 2012, Elsevier Inc. All rights reserve

61





E	Example										
	Add in a bank					SE	Q		Μ	0	D
		0	1	2	3	0	1	2	0	1	2
	0	0	1	2	3	0	1	2	0	16	8
	1	4	5	6	7	3	4	5	9	1	17
	2	8	9	10	11	6	7	8	18	10	2
	3	12	13	14	15	9	10	11	3	19	11
	4	16	17	18	19	12	13	14	12	4	20
	5	20	21	22	23	15	16	17	21	13	5
	6	24	25	26	27	18	19	20	6	22	14
	7	28	29	30	31	21	22	23	15	7	23
M<	Copyright © 2012, Elsevier Inc. All rights reserved. 6										

