User Tools

Site Tools


course_outline

Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revisionPrevious revision
Next revisionBoth sides next revision
course_outline [2016/01/13 15:15] egzcourse_outline [2016/04/13 00:53] egz
Line 6: Line 6:
 |1|Introduction|General Information|-| Chapter-1| |1|Introduction|General Information|-| Chapter-1|
 |2|H/ Design 1 (General-Purpose Processors)|Lab Information |-| Chapter-3| |2|H/ Design 1 (General-Purpose Processors)|Lab Information |-| Chapter-3|
-|3|H/ Design 2 (Peripherals)|Pre-Lab, Introduction to Lab 1|-| Chapter-4|+|3|H/ Design 2 (Peripherals)|Pre-Lab, Introduction to Lab 1,2|-| Chapter-4|
 |4|H/ Design 3 (Memory)|Lab 1|T1| Chapter 5| |4|H/ Design 3 (Memory)|Lab 1|T1| Chapter 5|
-|5|H/ Design 4 (Interfacing and multitasking)|Continuation of Lab 1 |-| Chapter-6| +|5|H/ Design 4 (Interfacing and multitasking)|Continuation of Lab 1,2 |-| Chapter-6| 
-|6|A/D Design 1 (Sensors ` Actuators)|Lab 2|T2| Chapter-2|+|6|A/D Design 1 (Sensors ` Actuators)|Lab 3,4|T2| Chapter-2|
 |7|No Lecture (Reading Week)|No Lab|-|-| |7|No Lecture (Reading Week)|No Lab|-|-|
-|8|Midterm, A/D Design 3 (ADCs and DACs)|Continuation of Lab 2|-|Chapter-2| +|8|Midterm, A/D Design 3 (ADCs and DACs)|Continuation of Lab 3,4|-|Chapter-2| 
-|9|CES Design 1 ( Design Technologies )|Lab 3|T3|Chapter 2| +|9|CES Design 1 ( Design Technologies )|Lab 5,6|T3|Chapter 2| 
-|10|Embedded Control System|Continuation of Lab |-|Chapter-9| +|10|Embedded Control System|Continuation of Lab 5,6 |-|Chapter-9| 
-|11|CES Design 2 ( FSM, Concurrent process models) |Lab 4|T4|Chapter-8| +|11|CES Design 2 ( FSM, Concurrent process models) |Lab 7,8|T4|Chapter-8| 
-|12|IES Design 1 ( IC technologies and Design Technology)|Continuation of Lab |-|Chapter-11|+|12|IES Design 1 ( IC technologies and Design Technology)|Continuation of Lab 7,8 |-|Chapter-11|
 |13|Embedded System Design (Example 1) “ time permitting”|Project|-|Chapter-7| |13|Embedded System Design (Example 1) “ time permitting”|Project|-|Chapter-7|
  
course_outline.txt · Last modified: 2016/05/18 00:04 by egz