

The slide has a white background with a blue vertical line on the left and a blue horizontal line below the title. The title 'Arithmetic for Computers' is in a large, bold, blue, sans-serif font. To the right of the title is a vertical blue bar with the text '§3.1 Introduction' in white. Below the title is a list of topics in a black, sans-serif font:

- Operations on integers
 - Addition and subtraction
 - Multiplication and division
 - Dealing with overflow
- Floating-point real numbers
 - Representation and operations

At the bottom left is the Morgan Kaufmann logo (MK) with 'MORGAN KAUFMANN' below it. At the bottom right is the text 'Chapter 3 — Arithmetic for Computers — 2'.


§3.2 Addition and Subtraction

Integer Addition

- Example: $7 + 6$

	(0)	(0)	(1)	(1)	(0)	(Carries)
...	0	0	0	1	1	1
...	0	0	0	1	1	0
...	(0)	0	(0)	0	1	(1) 0 (0) 1

- Overflow if result out of range
 - Adding +ve and -ve operands, no overflow
 - Adding two +ve operands
 - Overflow if result sign is 1
 - Adding two -ve operands
 - Overflow if result sign is 0



Chapter 3 — Arithmetic for Computers — 3

Integer Subtraction

- Add negation of second operand
- Example: $7 - 6 = 7 + (-6)$

+7:	0000	0000	...	0000	0111
-6:	1111	1111	...	1111	1010
+1:	0000	0000	...	0000	0001

- Overflow if result out of range
 - Subtracting two +ve or two -ve operands, no overflow
 - Subtracting +ve from -ve operand
 - Overflow if result sign is 0
 - Subtracting -ve from +ve operand
 - Overflow if result sign is 1


Chapter 3 — Arithmetic for Computers — 4

Arithmetic for Multimedia


- Graphics and media processing operates on vectors of 8-bit and 16-bit data
 - Use 64-bit adder, with partitioned carry chain
 - Operate on 8×8-bit, 4×16-bit, or 2×32-bit vectors
 - SIMD (single-instruction, multiple-data)
- Saturating operations
 - On overflow, result is largest representable value
 - c.f. 2s-complement modulo arithmetic
 - E.g., clipping in audio, saturation in video



Adding 2 32-bit Numbers



Add/Sub 2 32-bit Numbers


Chapter 3 — Arithmetic for Computers — 7

Multiplication

§3.3 Multiplication

- Start with long-multiplication approach

multiplicand → 1000

multiplier × 1001

1000


0000


0000



1000



product → 1001000

Length of product is the sum of operand lengths





Chapter 3 — Arithmetic for Computers — 8





Optimized Multiplier

- Perform steps in parallel: add/shift




- One cycle per partial-product addition
 - That's ok, if frequency of multiplications is low



Faster Multiplier

- Uses multiple adders
 - Cost/performance tradeoff



- Can be pipelined
 - Several multiplication performed in parallel




RISC-V Multiplication

- Four multiply instructions:
 - **mul**: multiply
 - Gives the lower 64 bits of the product
 - **mulh**: multiply high
 - Gives the upper 64 bits of the product, assuming the operands are signed
 - **mulhu**: multiply high unsigned
 - Gives the upper 64 bits of the product, assuming the operands are unsigned
 - **mulhsu**: multiply high signed/unsigned
 - Gives the upper 64 bits of the product, assuming one operand is signed and the other unsigned
- Use mulh result to check for 64-bit overflow



Division



§3.4 Division



n-bit operands yield *n*-bit quotient and remainder

- Check for 0 divisor
- Long division approach
 - If divisor \leq dividend bits
 - 1 bit in quotient, subtract
 - Otherwise
 - 0 bit in quotient, bring down next dividend bit
- Restoring division
 - Do the subtract, and if remainder goes < 0 , add divisor back
- Signed division
 - Divide using absolute values
 - Adjust sign of quotient and remainder as required





Faster Division

- Can't use parallel hardware as in multiplier
 - Subtraction is conditional on sign of remainder
- Faster dividers (e.g. SRT division) generate multiple quotient bits per step
 - Still require multiple steps



RISC-V Division

- Four instructions:
 - div, rem: signed divide, remainder
 - divu, remu: unsigned divide, remainder
- Overflow and division-by-zero don't produce errors
 - Just return defined results
 - Faster for the common case of no error

