

The slide has a white background with a blue vertical line on the left and a blue horizontal line below the title. The title 'Introduction' is in a large blue font. To the right of the slide, there is a vertical blue bar with the text 'S4.1 Introduction' in white. The main content is a bulleted list in black text. At the bottom left is the Morgan Kaufmann logo (MK) with 'MORGAN KAUFMANN' below it. At the bottom right is the text 'Chapter 4 — The Processor — 2'.

## Introduction

- CPU performance factors
  - Instruction count
    - Determined by ISA and compiler
  - CPI and Cycle time
    - Determined by CPU hardware
- We will examine two RISC-V implementations
  - A simplified version
  - A more realistic pipelined version
- Simple subset, shows most aspects
  - Memory reference: l d, sd
  - Arithmetic/logical: add, sub, and, or
  - Control transfer: beq

Chapter 4 — The Processor — 2


## Instruction Execution

- PC → instruction memory, fetch instruction
- Register numbers → register file, read registers
- Depending on instruction class
  - Use ALU to calculate
    - Arithmetic result
    - Memory address for load/store
    - Branch comparison
  - Access data memory for load/store
  - PC ← target address or PC + 4



Chapter 4 — The Processor — 3

## CPU Overview



Chapter 4 — The Processor — 4

## Multiplexers

■ Can't just join wires together  
■ Use multiplexers

Chapter 4 — The Processor — 5

## Control

Chapter 4 — The Processor — 6

## Logic Design Basics


§4.2 Logic Design Conventions

- Information encoded in binary
  - Low voltage = 0, High voltage = 1
  - One wire per bit
  - Multi-bit data encoded on multi-wire buses
- Combinational element
  - Operate on data
  - Output is a function of input
- State (sequential) elements
  - Store information




## Combinational Elements


- AND-gate
  - $Y = A \& B$




- Adder
  - $Y = A + B$



- Multiplexer
  - $Y = S ? I1 : I0$




- Arithmetic/Logic Unit
  - $Y = F(A, B)$



## Sequential Elements


- Register: stores data in a circuit
  - Uses a clock signal to determine when to update the stored value
  - Edge-triggered: update when Clk changes from 0 to 1



Chapter 4 — The Processor — 9

## Sequential Elements


- Register with write control
  - Only updates on clock edge when write control input is 1
  - Used when stored value is required later



Chapter 4 — The Processor — 10

## Clocking Methodology



- Combinational logic transforms data during clock cycles
  - Between clock edges
  - Input from state elements, output to state element
  - Longest delay determines clock period



## Building a Datapath


- Datapath
  - Elements that process data and addresses in the CPU
    - Registers, ALUs, mux's, memories, ...
- We will build a RISC-V datapath incrementally
  - Refining the overview design





## Load/Store Instructions

- Read register operands
- Calculate address using 12-bit offset
  - Use ALU, but sign-extend offset
- Load: Read memory and update register
- Store: Write register value to memory



Chapter 4 — The Processor — 15

## Branch Instructions

- Read register operands
- Compare operands
  - Use ALU, subtract and check Zero output
- Calculate target address
  - Sign-extend displacement
  - Shift left 1 place (halfword displacement)
  - Add to PC value



Chapter 4 — The Processor — 16



