cadence®

Cadence® Verilog®-A What's New

Product Version 13.1.1
April 2014

Printed in the United States of America.

Cadence Design Systems, Inc. (Cadence), 2655 Seely Ave., San Jose, CA 95134, USA.

Contents

What’s New in Verilog-A 13.1.1

Product Version 13.1.1
April 2014

This document contains the following sections:

Supported Platforms and Operating Systems

The following platforms and operating systems are supported:

Note: Starting with the MMSIM 13.1 release, support for the sun4v platform has been discontinued.

Platform and Architecture	**IBM (64)** POWER (ibmrs)	**Linux (32/64)** x86_64 (lnx86)
Development OS	AIX 6.1	RHEL 5.5
Additional Supported OS	None	RHEL 5.8 RHEL 6 SLES 11

Important

Starting with the MMSIM 12.1.1 release, the path to access the MMSIM products has been changed from the `<installation>/tools/bin/` or `<installation>/tools.<plat>/bin/` directory to the `<installation>/bin/` directory. ‘

This offers you the following advantages:

- The path to access the product executables is relatively short.
- You can run the products from a platform-independent location.
- You do not have to change the path every time you switch to a new platform.

LRM Compliance

The Cadence implementation of Verilog-A now complies with the latest Verilog-AMS standard from Accellera: *Accellera Verilog-AMS Version 2.3.1 (June 2009)*.

New and Enhanced Features

This release contains the following enhanced feature:

AHDL Linter Feature Enhanced

The AHDL Linter feature now enables you to perform linter checks in Spectre XPS.

You can enable AHDL linter check in Spectre XPS, as follows:

```
spectre +xps +cktpreset=sram -ahdllint test.scs
```

Here, `test.scs` includes Verilog-A files.

For more information, refer to the *AHDL Linter Checks* chapter in the *Cadence Verilog-A Language Reference* manual.