cādence[®]

Cadence[®] Verilog[®]-A What's New

Product Version 13.1.1 April 2014 © 2014 Cadence Design Systems, Inc. All rights reserved.

Printed in the United States of America.

Cadence Design Systems, Inc. (Cadence), 2655 Seely Ave., San Jose, CA 95134, USA.

MMSIM contains technology licensed from, and copyrighted by: C. L. Lawson, R. J. Hanson, D. Kincaid, and F. T. Krogh © 1979, J. J. Dongarra, J. Du Croz, S. Hammarling, and R. J. Hanson © 1988, J. J. Dongarra, J. Du Croz, I. S. Duff, and S. Hammarling © 1990; University of Tennessee, Knoxville, TN and Oak Ridge National Laboratory, Oak Ridge, TN © 1992-1996; Brian Paul © 1999-2003; M. G. Johnson, Brisbane, Queensland, Australia © 1994; Kenneth S. Kundert and the University of California, 1111 Franklin St., Oakland, CA 94607-5200 © 1985-1988; Hewlett-Packard Company, 3000 Hanover Street, Palo Alto, CA 94304-1185 USA © 1994, Silicon Graphics Computer Systems, Inc., 1140 E. Arques Ave., Sunnyvale, CA 94085 © 1996-1997, Moscow Center for SPARC Technology, Moscow, Russia © 1997; Regents of the University of California, 1111 Franklin St., Oakland, CA 94607-5200 © 1990-1994, Sun Microsystems, Inc., 4150 Network Circle Santa Clara, CA 95054 USA © 1994-2000, Scriptics Corporation, and other parties © 1998-1999; Aladdin Enterprises, 35 Efal St., Kiryat Arye, Petach Tikva, Israel 49511 © 1999 and Jean-loup Gailly and Mark Adler © 1995-2005; RSA Security, Inc., 174 Middlesex Turnpike Bedford, MA 01730 © 2005.

All rights reserved.

Associated third party license terms may be found at *install_dir/doc/OpenSource/**

Open SystemC, Open SystemC Initiative, OSCI, SystemC, and SystemC Initiative are trademarks or registered trademarks of Open SystemC Initiative, Inc. in the United States and other countries and are used with permission.

Trademarks: Trademarks and service marks of Cadence Design Systems, Inc. contained in this document are attributed to Cadence with the appropriate symbol. For queries regarding Cadence's trademarks, contact the corporate legal department at the address shown above or call 800.862.4522. All other trademarks are the property of their respective holders.

Restricted Permission: This publication is protected by copyright law and international treaties and contains trade secrets and proprietary information owned by Cadence. Unauthorized reproduction or distribution of this publication, or any portion of it, may result in civil and criminal penalties. Except as specified in this permission statement, this publication may not be copied, reproduced, modified, published, uploaded, posted, transmitted, or distributed in any way, without prior written permission from Cadence. Unless otherwise agreed to by Cadence in writing, this statement grants Cadence customers permission to print one (1) hard copy of this publication subject to the following conditions:

- 1. The publication may be used only in accordance with a written agreement between Cadence and its customer.
- 2. The publication may not be modified in any way.
- 3. Any authorized copy of the publication or portion thereof must include all original copyright, trademark, and other proprietary notices and this permission statement.
- 4. The information contained in this document cannot be used in the development of like products or software, whether for internal or external use, and shall not be used for the benefit of any other party, whether or not for consideration.

Disclaimer: Information in this publication is subject to change without notice and does not represent a commitment on the part of Cadence. Except as may be explicitly set forth in such agreement, Cadence does not make, and expressly disclaims, any representations or warranties as to the completeness, accuracy or usefulness of the information contained in this document. Cadence does not warrant that use of such information will not infringe any third party rights, nor does Cadence assume any liability for damages or costs of any kind that may result from use of such information.

Restricted Rights: Use, duplication, or disclosure by the Government is subject to restrictions as set forth in FAR52.227-14 and DFAR252.227-7013 et seq. or its successor

Contents

What's New in Verilog-A 13.1.1	5
Supported Platforms and Operating Systems	6
LRM Compliance	6
New and Enhanced Features	7
AHDL Linter Feature Enhanced	7

What's New in Verilog-A 13.1.1

Product Version 13.1.1 April 2014

This document contains the following sections:

- <u>Supported Platforms and Operating Systems</u> on page 6
- <u>LRM Compliance</u> on page 6
- <u>New and Enhanced Features</u> on page 7

Supported Platforms and Operating Systems

The following platforms and operating systems are supported:

Note: Starting with the MMSIM 13.1 release, support for the sun4v platform has been discontinued.

Platform and Architecture	IBM (64)	Linux (32/64)
	POWER	x86_64
	(ibmrs)	(lnx86)
Development OS	AIX 6.1	RHEL 5.5
Additional Supported OS	None	RHEL 5.8
		RHEL 6
		SLES 11



```
Starting with the MMSIM 12.1.1 release, the path to access the MMSIM products has been changed from the <installation>/tools/bin/ or <installation>/tools.<plat>/bin/ directory to the <installation>/bin/ directory. '
```

This offers you the following advantages:

- □ The path to access the product executables is relatively short.
- □ You can run the products from a platform-independent location.
- □ You do not have to change the path every time you switch to a new platform.

LRM Compliance

The Cadence implementation of Verilog-A now complies with the latest Verilog-AMS standard from Accellera: *Accellera Verilog-AMS Version 2.3.1 (June 2009)*.

New and Enhanced Features

This release contains the following enhanced feature:

■ <u>AHDL Linter Feature Enhanced</u> on page 7

AHDL Linter Feature Enhanced

The AHDL Linter feature now enables you to perform linter checks in Spectre XPS.

You can enable AHDL linter check in Spectre XPS, as follows:

spectre +xps +cktpreset=sram -ahdllint test.scs

Here, test.scs includes Verilog-A files.

For more information, refer to the <u>AHDL Linter Checks</u> chapter in the Cadence Verilog-A Language Reference manual.