EECS4210

User Tools

Site Tools

You are here: CSE4210 Architecture and Hardware for Digital Signal Processing » Assignments
Trace: • Assignments
assignments:start

This is an old revision of the document!

Assignments

  • Chapter 5 review questions (from text book Chapter 2)
    1. Problem 1 (a)
    2. Problem 6 (a)
    3. Answers to Problems 1 and 6 Solutions to Chapter 5
  • Chapter 6 review questions (from text book Chapter 3)
    1. Problem 1
    2. Problem 3
    3. Problem 7
    4. Problem 9
    5. Problem 12
    6. Solutions to review questions Solutions to Chapter 6
  • Chapter 7 review questions (from text book Chapter 4)
    1. Problem 2
    2. Problem 5
    3. Problem 7
    4. Problem 12
    5. Formulate the constraints for retiming to achieve minimum clock period in Fig. 4.24 of Problem 13. The same assumptions in the problem should be used.
    6. Solutions to review questions Solutions to Chapter 7
  • Chapter 8 review questions (from text book Chapter 6)
    1. Problem 7 (a) [you only need to produce the inequalities]
    2. Problem 8
    3. Solutions to review questions Solutions to Chapter 8
assignments/start.1427136193.txt.gz · Last modified: by peterlian