cadenceuniversityprogram
Differences
This shows you the differences between two versions of the page.
Both sides previous revisionPrevious revisionNext revision | Previous revision | ||
cadenceuniversityprogram [2018/05/17 19:03] – magiero | cadenceuniversityprogram [2019/02/28 14:57] (current) – magiero | ||
---|---|---|---|
Line 11: | Line 11: | ||
=== Cadence Tools in Our Research === | === Cadence Tools in Our Research === | ||
- | A wide variety electronics research at York employs the Cadence products in the design of its electronic technology. | + | A wide variety electronics research at York employs the Cadence products in the design of its electronic technology. |
+ | • Hardware accelerated machine learning\\ | ||
+ | • Wearable computing\\ | ||
• Radio frequency integrated circuits (RFICs)\\ | • Radio frequency integrated circuits (RFICs)\\ | ||
• High-speed wireline systems\\ | • High-speed wireline systems\\ | ||
Line 23: | Line 25: | ||
=== Cadence Tools in Our Curriculum === | === Cadence Tools in Our Curriculum === | ||
- | EECS 3610: Semiconductor Physics and Devices (Winter 2019)\\ | + | EECS 3610: Semiconductor Physics and Devices (Winter 2019, Winter 2020)\\ |
- | EECS 3611: Analog IC Design (Winter 2018/Winter 2019)\\ | + | EECS 3611: Analog IC Design (Winter 2019 Winter 2020)\\ |
- | EECS 4611: Advanced Analog IC Design (Winter | + | EECS 4611: Advanced Analog IC Design (Winter |
- | EECS 4612: Digital VLSI (Winter 2019)\\ | + | EECS 4612: Digital VLSI (Winter 2019, Winter 2020)\\ |
- | EECS 6505: Physical and Systems Design Issues in ASICs | + | EECS 6505: Physical and Systems Design Issues in ASICs (Winter 2020) |
These courses deal with the electrical engineering issues of microchip design. | These courses deal with the electrical engineering issues of microchip design. | ||
Line 51: | Line 53: | ||
//This webpage is maintained by Sebastian Magierowski// | //This webpage is maintained by Sebastian Magierowski// | ||
- | //Last updated: | + | //Last updated: |
**Cadence is a registered trademark of Cadence Design Systems, Inc., 2655 Seely Avenue, San Jose, CA 95134.** | **Cadence is a registered trademark of Cadence Design Systems, Inc., 2655 Seely Avenue, San Jose, CA 95134.** | ||
cadenceuniversityprogram.1526583816.txt.gz · Last modified: 2018/05/17 19:03 by magiero