verilog_modules
Differences
This shows you the differences between two versions of the page.
Both sides previous revisionPrevious revisionNext revision | Previous revision | ||
verilog_modules [2007/11/16 01:18] – roumani | verilog_modules [2007/11/16 01:29] (current) – roumani | ||
---|---|---|---|
Line 2: | Line 2: | ||
So far we have been writing Verilog top-level modules that test components. In this lecture we learn how to write te components themselves. | So far we have been writing Verilog top-level modules that test components. In this lecture we learn how to write te components themselves. | ||
+ | |||
===== Outline ===== | ===== Outline ===== | ||
- | * Performing PC+4 using the main ALU | + | A Verilog top-level (i.e. '' |
- | * Performing PC+4 + 4*Label using the main ALU | + | |
- | * Adding registers to hold intermediate data | + | |
- | * Combining the two memory units | + | |
- | * Issuing the control signals for State #0 | + | |
- | * Doing something useful in State #1 | + | |
- | * Instruction-dependent states | + | |
+ | * A '' | ||
+ | * A // | ||
+ | * A //circuit// block where all the needed components are instantiated and connected via '' | ||
+ | * One '' | ||
+ | * One or more '' | ||
+ | A Verilog component (i.e. reusable in other modules) differs slightly from a top-level module as indicated below: | ||
+ | * The '' | ||
+ | * The declaration section indicates which wire is incoming (by using '' | ||
+ | The functionality of the component can be implemented procedurally (in an '' | ||
- | ===== To Do ===== | ||
- | * Unordered List Item | ||
- | * Unordered List Item | ||
- | * Look at the program '' | ||
- | | + | |
+ | |||
+ | |||
+ | |||
+ | |||
+ | ===== To Do ===== | ||
+ | |||
+ | * Look at the program '' | ||
+ | |||
+ | | ||
verilog_modules.1195175892.txt.gz · Last modified: 2007/11/16 01:18 by roumani